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Abstract
The continuous improvements of CMOS image sensors (CIS) in terms of quantum efﬁciency,
speed, resolution, etc. brought this low-cost devices into high-performance applications
replacing progressively the charge coupled devices (CCDs). Photoelectron counting capability
is the next step for CIS for ultimate low light performance and new imaging paradigms. With
Recent improvements of CIS sensitivity, the sub-electron read noise limit has been reached.
But this low noise level is still a bottleneck and further reduction towards deep sub-electron
noise is required.
A review of CMOS image sensors based on pinned photodiodes (PPD) is presented. Starting
with a historical background, a summary of the PDDs physics is reviewed. The in-pixel readout
circuit topologies exploiting the PPD are discussed fundamentally and the overall architecture
of classical low noise CISs is presented.
The physical mechanisms behind the random ﬂuctuations affecting the signal at different
levels of conventional CIS readout chains are reviewed and clariﬁed. These include the photon
shot noise, the dark current shot noise, the charge transfer nonidentities and the electronic
circuits noise. Practical examples from measurements illustrating the different noise sources
are presented.
This thesis dedicates a particular focus to the readout circuit 1/ f and thermal noise given
that these noises preclude the ultimate limit of photoelectron counting in conventional CIS.
A detailed analytical calculation of 1/ f and thermal noise in readout chains based on the
two possible in-pixel conﬁgurations is presented, namely the in-pixel source follower and
common source topologies. The detailed analysis reveals process and design level noise
reduction techniques. These are studied analytically and based on simulation results.
Among the noise reduction techniques suggested by the analytical noise calculation, the
increase of the oxide capacitance by using a thin oxide in-pixel amplifying transistor, for low
1/ f noise, is revealed for the ﬁrst time. A readout chain design based on a thin oxide PMOS
source follower is presented. The in-pixel source follower is optimally sized thanks to the
analytical expression of the input referred 1/ f noise mentioned above. In order to validate
the low noise performance of the newly proposed design. A test chip has been designed and
fabricated in a 180 nm CIS process. It embeds small arrays of the proposed new pixels together
with state-of-the-art 4T pixels based on buried channel source followers optimized at process
level for low 1/ f noise. The new pixels feature a pitch of 7.5 μm and a ﬁll factor of 66%. A
mean input-referred noise of 0.4 e−rms is reported, for the ﬁrst time, with a pixel designed in a
iii
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standard CIS process. Compared with the state-of-the-art pixels, also present onto the test
chip, the mean rms noise is divided by more than 2.
Based on these encouraging result, a full VGA (640H × 480V ) imager has been integrated in a
standard 180 nm 4PM CIS process. The presented imager relies on a 4T pixel of 6.5 μm pitch
with a properly sized and biased thin oxide PMOS source follower. A full characterization of
the proposed image sensor, at room temperature, is presented. With a pixel bias of 1.5 μA the
sensor chip features an input-referred noise histogram from 0.25 e−rms to a few e−rms peaking
at 0.48 e−rms. This sub-0.5 electron noise performance is obtained with a full well capacity of
6400 e− and a frame rate that can go up to 80 fps. The VGA imager also features a ﬁxed pattern
noise as low as 0.77%, a lag of 0.1% and a dark current of 5.6 e−/s. It is also shown that the
implementation of the in-pixel n-well does not impact the quantum efﬁciency of the pinned
photo-diode.
Correlated multiple sampling (CMS) is another noise reduction technique commonly used in
low noise CIS to reduce thermal noise by averaging and slightly further reduce 1/ f noise com-
pared to a simple correlated double sampling (CDS). A passive switched-capacitor network,
with a minimum number of capacitors, performing fast CMS is introduced. The proposed
circuit requires no additional active circuitry, has no impact on the output dynamic range and
does not need multiple analog-to-digital conversions. The new CMS circuit is veriﬁed with
transient noise simulations and shows a noise reduction in perfect agreement with the ideal
CMS.
Enhancing the sensitivity by minimizing the electronic readout noise through circuit tech-
niques can also beneﬁt to CMOS image sensors capturing electromagnetic radiations outside
the visible range like Terahertz (THz) imagers. THz imaging is an emerging technology with
various possible applications in security and non-invasive sensing. Micro-bolometers have
been so far the technology of choice for building focal plane THz arrays. But given the high
cost of this hybrid technology, THz imaging, in a CMOS process appears as a promising alter-
native. CMOS THz detectors use metal antennas coupled to MOS transistors used as rectiﬁers.
These detectors suffer from a lower sensitivity compared to micro-bolometers. One way to
increase the sensitivity is by reducing the readout chain noise. Unlike visible light imaging,
THz imaging is active. This implies that the THz source can be controlled and synchronized
with the sensor chip. This additional degree of freedom can be exploited for noise reduction.
In this context, the ﬁrst integration of a 1 kpixel CMOS THz imager with in-pixel high-selective
ﬁltering synchronized with the THz source modulation is presented. This noise reduction
technique acts as chopper-stabilized ampliﬁers. The integration, in each pixel, of a metal
antenna with a MOS transistor rectiﬁer, low noise ampliﬁcation and highly selective ﬁlter-
ing, based on a switch-capacitor N-path ﬁlter combined with a broad band Gm-C ﬁlter, has
been successfully tested. The measured Q factor is 100 for a modulation frequency of a few
hundreds of kHz. The measured input-referred noise of the readout chain is as low as 0.2 μV
RMS corresponding to a total noise equivalent THz power of 0.6 nW at 270 GHz and 0.8 nW at
600 GHz.
Key words: Solid-State, CMOS Image Sensors (CIS), Pinned Photo Diode (PPD), Noise, 1/ f ,
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Flicker, Random Telegraph Signal (RTS), Thermal, Shot, Temporal Read Noise (TRN), Analog
Circuit Design, PMOS, NMOS, Thick oxide, Thin oxide, Photon Transfer Curve (PTC), Photo Re-
sponse Non-Uniformity (PRNU), Lag, Quantum Efﬁciency (QE), Correlated Double Sampling
(CDS), Correlated Multiple Sampling (CMS), Terahertz (THz), CMOS, Responsivity, Passive
Switched Capacitor, N-path Filter, Gm-C Filter.
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Résumé
Les avancées technologiques des capteurs d’images CMOS (CIS) sur multe aspects comme la
résolution, la vitesse, l’efﬁcacité quantique (QE), etc. ont permis de hisser ces composants
électroniques à faible coût dans des applications de haute performance remplaçant ainsi
progressivement les capteurs à couplage de charge (CCD). La capacité de comptage de photoe-
lectrons est le palier à franchir pour atteindre la performance ultime en terme de d’imagerie
en faible niveau de luminosité et introduire des capteurs CIS à des nouvelles applications.
Récemment, des travaux de recherche sur le bruit en CIS ont permit de réduire le bruit en
dessous d’un electron. Pourtant, un bruit de lecture en dessous de 0.5 e−rms et approchant
0.3 e−rms et encore nécessaire pour pouvoir compter les photoelectrons avec sufﬁsamment de
ﬁabilité.
Ce manuscrit est entamée par une revue de l’état de l’art des imageurs CIS à ﬁable bruit à base
de photodiodes enterrées (PPD). Cette revue inclue un rappel historique ainsi qu’un model
physique simpliﬁé de la PPD. Les différentes architectures de circuits permettant d’exploiter
la PPD ansi que le schema global conventionnel des capteur CIS sont discutées.
Les différents mécanismes physiques derrière les ﬂuctuations aléatoires affectant l’intégrité du
signal dans les différentes étapes de la chaîne de lecture sont rappelés. Ces derniers incluent
le bruit de grenaille photoniques, les courants d’obscurité et leurs bruits de grenailles associés,
les défauts liés aux transfert de charge ainsi que les bruit associés aux circuits électroniques de
lecture comme le bruit thermique et le bruit en 1/ f . Des exemples expérimentaux illustrant
ces différentes sources de bruit sont présentées.
Ce manuscrit consacre un approfondissement particulier au bruit en 1/ f et thermique étant
donné que ces bruits représentent la première barrière empêchant le comptage de photoelec-
trons en CIS. Un calcul analytique détaillé du bruit en 1/f et thermique sur les deux chaînes
de lecture utilisées est présenté. Cette analyse révèle des méthodes de réduction de bruit au
niveau du design, choix de composants et améliorations au niveau du process. Ces amélio-
rations sont étudiées analytiquement et vériﬁées par des simulations. Parmi ces techniques,
la réduction du bruit en 1/ f dominant par l’augmentation de densité capacitive de l’oxide
du transistor suiveur du pixel à travers le choix d’un transistor à oxide ﬁn est révélée pour la
première fois. Une chaîne de lecture implémentant ce principe ainsi qu’un design optimal
basé sur les calcule analytiques a été présentée. Dans le but de valider ces techniques, un chip
a été fabrique dans un noeud technologique de 180nm avec unprocess CIS. Il comprend des
matrices des pixels ﬂèchent proposés basés sur des suiveurs PMOS à oxide ﬁn ainsi que des
vii
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petites matrices de pixels de référence basés sur des suiveurs NMOS à canal enterrée déjà
optimisés pour un faible bruit de lecture et proposés par la fonderie. Les nouveaux pixels
présentent un pas de 7.5μm et facteur de remplissage de 66%. Avec ce pixel, un bruit de lecture
moyen de 0.4 e−rms a été rapporté pour la première fois pour un imageur utilisant un process
CMOS standard. Comparé aux pixels de référence présents dans le même chip, les nouveaux
pixels présente deux fois moins de bruit rms.
Fort de ces premiers résultats encourageants, un imageur VGA (640H×480V) a été designé et
fabriqué dans un process CIS à noeud de 180nm. Ce capteur d’image est basé sur des pixels 4T
à pas de 6.5μm exploitant des suiveurs PMOS à oxide ﬁn dimensionné de manière optimale.
Une characterization complete de cette imageur en température ambiante est présentée.
Avec une consommation de courant par pixel de 1.5μA la matrices de pixels montrent un
histogramme de bruit allant commençant à des valeurs aussi faibles que 0.25 e−rms jusqu’à
quelques e−rms pour les pixels à fort bruit RTS constituant une queue minoritaire. Le pic de
l’histogramme correspond à une valeur de 0.48 e−rms. Cette performance de bruit en dessous
de 0.5 electron a été obtenue avec une capacité de saturation de 6400e− à un rythme de 80
images par seconde. L’imageur VGA présente aussi une variation spatial ﬁxe de gain aussi
faible que 0.77%, un lag de 0.1% et un courant d’obscurité de 5.6 e−/s. La mesure du QE effectif
de la PPD montre aussi que l’introduction du caisson N du suiveur PMOS ne réduit pas le QE.
L’échantillonnage multiple corrélé (CMS) est une autre technique de réduction de bruit dans
les circuits de lecture des capteur d’image CMOS à faible bruit. Cette technique permet de
réduire le bruit thermique par moyennage et offre aussi une réduction du bruit en 1/ f plus
efﬁcace qu’un simple CDS. Ce travail présente un réseau passif de capacités commutées,
comportant un nombre minimal de capacités, permettant de réaliser un CMS en un temps
minimal. Ce circuit n’utilise aucun circuit actif additionnel, n’a pas d’impact sur la dynamique
du signal et ne nécessitant pas des conversion anlogiques-numeriques multiples. Ce circuit
CMS est vériﬁé avec des simulations transitoires et montre des résultats conforme avec un
CMS idéal.
L’augmentation de la sensibilité par la réduction du bruit de lecture peut aussi être implémenté
à d’autre type de capteur d’image en technologie CMOS captant des radiations électroma-
gnétiques en dehors du spectre visible comme la bande Terahertz (THz). L’imagerie THz est
une technologie émergente avec des applications diverses dans les domaines de sécurité
et test non destructif. La technologie des microbolomètres a été jusqu’à présent le premier
choix en terme de performance pour l’imagerie THz. L’integration en technologie CMOS des
capteur d’image THz promet une alternative à faible coup et complexité de fabrication. Les
détecteurs THz CMOS présentent utilisent des antennes métalliques couplées à des transistors
MOS jouant le rôle de rectiﬁcation. Comparés au microbolomètres, ces capteurs CMOS sont
moins sensibles et la réduction de bruit de lecture permet de combler en partie ce manque de
sensibilité. En contrast avec l’imagerie dans le domaine du visible, l’imagerie THz est active,
Cela implique que la source THz peut être contrôlée est synchronisée avec le capteur d’image.
L’idée est d’exploiter ce degré de liberté aﬁn de réduire le bruit. Dans ce context, ce travail
présente une integration d’un capteur d’image THz à 1 kpixel en technologie CMOS basé sur
la modulation de la source THz et un ﬁltrage sélectif synchrone avec la modulation et intégré
viii
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au pixels. Cette méthode de réduction de bruit fonctionne comme un "chopper stabilized
ampliﬁer". Le chip intègre, dans chaque pixel, une antenne métallique, une ampliﬁcation bas
bruit, un ﬁltrage à 16 chemins basé exclusivement sur un réseau de capacités commutées
passif et un ﬁltre Gm-C. Ce chip a été testé avec succès. Un facteur de qualité de 100 a été
mesuré avec des fréquences de modulation de l’ordre de quelques centaines de kHz. Le bruit
ramené à l’entrée mesuré pour de cette chaîne de lecture est de 0.2μm RMS correspondant
à une sensibilité (puissance équivalente de bruit NEPtotal) de 0.6 nW à 270 GHz et 0.8 nW à
600 GHz.
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1 Introduction
This Chapter begins by a short historical overview paying tribute to some ground breaking
works that shaped the science of optics and photography. A brief concentrated state of the art
recalling the main technological device-level trends in modern image sensors and sensitive
solide state visible photons detectors are summarized. The motivations behind this work are
pointed out and the organisation of this manuscript is presented.
1.1 A Short Historical Review
In the year 1021, Alhazen Ibn-Alhaytham publishes Kitab al-manazir: the book of optics. This
early scientiﬁc work brought ground breaking knowledge to the ﬁeld of optics. Alhazen was the
ﬁrst to present the images perceived by the human eye as the result of the light reﬂection by
an inﬁnite number of points from the scene objects. He gave the name of primary light to the
source of light and secondary light to the one reﬂected by the non-self-luminous bodies. He
claimed that the light originating from the primary sources propagates in straight lines. Based
on his theoretical and experimental ﬁndings, he established the reﬂection and refraction laws
and derived the magniﬁcation formulas of lenses. Alhazen was also the ﬁrst to analyse the
anatomy of the human eye based on geometrical optics. His works inspired him to invent the
camera obscura which is the ancestor of today’s cameras [1, 2].
It was later, in the XIXth century that paper and plates covered with a thin layer of photosensi-
tive material like silver chloride were used in order to capture the image created in the camera
obscura. This process was further developed to give birth to photographic ﬁlms. By the end of
the XIXth century, Kodak, by George Eastman, was the ﬁrst commercially successful consumer
ﬁlm camera. Film technology created and supplied the market of photography for decades
until the late nineties of the XXth century [3].
Modern physics changed our perception of light and matter at the microscopic scale. The
pioneering works of Albert Einstein and Max Plank revealed the quantized nature of light.
Albert Einstein discovered a fundamental aspect of light which is the photo electric effect. This
1
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principle was the ﬁrst step and still the background of electronic imaging.
Modern physics also led to the development of semiconductors which led to the invention of
the charge coupled device (CCD) in 1969 by Willard Boyle and George E. Smith at Bell labs
that was initially meant to be used as an electronic shift register [4]. Silicon was the substrate
of choice for semiconductor technology and CCD in particular. By chance, the band-gap
energy of silicon is exactly what it is supposed to be in order to absorb a visible light photon
and generate an electron within the silicon. It did not take much time to Michael F. Tompsett
before he sees the potential of the CCD device for imaging applications [5]. This was the
beginning of a new era of electronic imaging which is not only a new era of photography but
the beginning of the age where it became possible for light information to be captured, stored,
and analyzed electronically.
2
1.1. A Short Historical Review
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1.2 Modern Solid State Imaging
In parallel to the CCD development, complementary metal oxide semiconductor (CMOS)
technology was constantly improving in terms of performance and miniaturization. By the
early nineties, it was possible to include several transistors in one pixel while still achieving
acceptable pitch. The ﬁrst electronic pixels including the sense node and electronic ampliﬁca-
tion appeared in the nineties. The CMOS image sensors (CIS) started by occupying the market
of low cost and low performance image sensors and took advantage of the mobile electronic
devices (smartphones, tablets, digital cameras...) exploding markets. Quickly, CMOS image
sensors became the technology of choice with respect to speed, resolution, power consump-
tion and on-chip integration.
For several years, signal to noise ratio (SNR) used to be the performance wall preventing
CIS from invading the small niche markets left to CCDs. The continuous improvements of
CIS, during the ﬁrst decade of this century, led to the introduction and maturation of pinned
photodiodes (PPDs) in CIS. The barrier of one photoelectron noise performance have been
crossed using process modiﬁcation [7] and even in standard CIS technology [8, 9]. Process
level optimization of CIS can today lead to a dynamic range over a hundred dB [10]. Back
side illumination together with microlens and color ﬁlter layers became standards. Fig. 1.2
shows three cross sections of CIS chips from different manufacturers achieved by chipworks
reprinted and adapted from [6]. This ﬁgure shows the fruit of several years of development
driven by the huge handset and smartphone market demand. Three important technological
advances are featured by Fig. 1.2. Fig. 1.2(a) shows the 2011 generation CIS chips from Sam-
sung where one can distinguish the microlens layer on top of the color ﬁlters and metal layers
which distinguish a front-side illuminated CIS. Fig. 1.2(b) shows a more recent generation
chip from Omnivision illustrating the implementation of back-side illumination in CIS. In
this example the transistors with metal layers and microlenses with color ﬁlters are in two
opposite sides of the chip. In this way, the quantum efﬁciency is signiﬁcantly improved since
metal layers and in-pixel transistors do not interact with the incident light but rather reﬂect
back part of the light not absorbed by silicon to the PPD. The third example in Fig. 1.2(c) shows
the Sony most recent stacked technology. In this case, a back side illuminated CIS chip is
stacked with another chip dedicated for the digital processing. The two chips metal layers are
connected with deep Through-silicon vias (TSVs). In this way, the pixel analog circuitry and
logic circuitry can be separated, not only in two chips, but also in two different technology
nodes.
1.3 Why Ultra Low Noise CMOS Image Sensors
As mentioned above, electronic imaging applications go beyond photography. Low light vision,
scientiﬁc, space and medical imaging as well as photon counting for scientiﬁc instrumentation
and industrial applications emerged with electronic imaging. All these niche applications
require an extremely low noise performance from the devices targeting these markets. Fig. 1.3
4
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Figure 1.2: Three CIS chips cross sections: (a) from the Samsung NX200 showing an example of
front-side illuminated CIS (b) from OmniVision OmniBSI-2 showing an example of back-side
illuminated CIS and (c) Sony showing an example of a stacked CIS. The ﬁgures are reprinted
and adapted from [6].
shows different visible light sensor technologies compared in terms of noise performance. The
CIS based on pixels with 3 transistors (3T) and a photodiode without a transfer gate are the
devices featuring the highest read noise. The read noise in 3T CIS is dominated by the reset
noise sampled at the sense node after the reset resulting in a noise ﬂoor standard deviation
generally of about a few tens of electrons (e−rms). The CCDs offer a lower noise performance
of a few e−rms thanks to the double sampling readout scheme that cancels the reset noise
mentioned above and reduces the electronic low frequency noise. Pixels based on PPDs are
referred to as 4T pixels for having the additional transfer gate separating the sense node from
the photodiode with respect to 3T pixels. The 4T CIS reproduce the same readout process used
at the output of the CCD chips but at the pixel level. Commercial 4T CIS feature a noise level
comparable to CCDs [11], but the versions optimized for low noise can reach the one e−rms
limit. With a read noise below 0.3 e−rms, it becomes possible to count the photoelectrons with
an accuracy of 90 %. The only commercial solid state semiconductor devices reaching this
5
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Figure 1.3: Visible light solid state sensor technologies classiﬁed in terms of the read noise.
limit are electron multiplication CCDs (EMCCDs) [12], avalanche photodiodes (APDs) and
single photon avalanche photo diodes (SPADs) [13]. All these devices introduce ampliﬁcation
at the early stage of the photoelectron generation by applying an electric ﬁeld high enough to
accelerate the photoelectron in order to multiply by impact ionisation or trigger an avalanche
effect. This high electric ﬁeld is also one of the drawbacks of such devices precluding their
large scale integration.
Engineering is all about continuous improvement towards ultimate performance. Further
improving the noise performance of CIS can lead to deep subelectron noise performance
which will allow photoelectron counting. The ﬁrst logical implication is that the same low-cost,
low-power, on-chip uncooled CIS imager that one could have in his smart phone would be
capable of the same performance than SPADs and EMCCDs while delivering high quality
images. This means, in the long term, the emergence of a new range of applications besides
high quality imaging or even new imaging paradigms like quanta image sensors [14]. The
implication in the short term is that CIS mobile cameras will be capable of delivering shot
noise limited images. Theoretically, smartphones would allow visibility where the naked eye
can’t see.
In fact, the ﬁrst motivation for extremely sensitive CIS is directly related to the market demand
and particularly smartphone consumer expectations. Fig. 1.4(a) shows statistics reporting how
smartphones owners use their devices based on a population of 2 billion people in more than
88 countries around the world. Taking photos and sharing them ﬁgure on the top of the users
smartphone utility. This fact makes the image quality at the center of the market battleﬁeld
6
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between smartphone manufacturers as well as image sensors design houses. Fig. 1.4 shows
how low noise is becoming one of the most important criteria of smart phone benchmarks. It
shows image sensors performance scores achieved by smartphones that recorded the highest
global scores in 2010, 2013 and 2015. Fig. 1.4 illustrates the amount of effort put in each
point improving the image quality in smartphones and it appears clearly that since 2013 the
low-light performance and noise in mobile CIS is becoming one of the major concerns.
The motivation of this work is driven by all these trends and market opportunities. But on the
top of all of that, manipulating a few photon or handling a single electron is, from a scientiﬁc
perspective, a very exciting experience. An opportunity to go into the deep meanings and
implications of the microscopic physical models of semiconductors as well as the quantized
nature of light and charge.
7
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(a)
(b)
Figure 1.4: Statistics showing what 2 billion people around the world from 88 different coun-
tries use their smartphone for (a). Smartphone camera scores by DxOmark showing the
detailed scores of the top smartphone of 2010, 2013 and 2015, pointing out the efforts made in
the noise performance enhancement. These ﬁgures are reprinted and adapted from Kyushik
Hong presentation in the Samsung investors forum, 2015. (a) is reprinted from: Global smart-
phone user penetration forecast by 88 countries, 2014, Strategy Analytics. And from: Internet
and & American life project, 2011, The Pew Research Center. (b) is reprinted from DxOmark.
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1.4 Thesis Organization
Chapter 2 presents a review of CMOS image sensors based on PPDs. Starting with a historical
background, a summary of the PDDs physics is reviewed. The in-pixel readout circuit topolo-
gies exploiting the PPD are discussed and the overall architecture of classical low noise CISs is
presented.
Chapter 3 is dedicated to the physical mechanisms behind the random ﬂuctuations affecting
the signal at different levels of conventional CIS readout chains. These include the photon
shot noises, the dark current shot noise, the charge transfer nonidealities and the electronic
circuits noise. Practical examples from measurements illustrating the different noise sources
are presented.
Chapter 4 puts the focus on the readout circuit 1/ f , thermal and shot noise in conventional
CIS readout chains. A detailed analytical noise calculation for the two possible in-pixel con-
ﬁgurations is presented, namely the in-pixel source follower and common source topologies.
Chapter 5 shows how the latter detailed analysis reveals process and design level noise reduc-
tion techniques. These are studied analytically and based on simulation results.
Among the noise reduction techniques suggested by the analytical noise calculation, the
increase of the oxide capacitance by using a thin oxide in-pixel amplifying transistor, for low
1/ f noise, is revealed for the ﬁrst time. Chapter 6 presents a readout chain design based on a
thin oxide PMOS source follower and implementing the noise reduction techniques presented
in the previous chapters. It also presents the test chip designed in a 180 nm CIS process and
embedding small arrays of the proposed new pixels together with state-of-the-art 4T pixels
based on buried channel source followers optimized at process level for low 1/ f noise. This
Chapter presents experimental results verifying the theoretical expectations presented above.
Based on these primary encouraging result, Chapter 7 presents a full VGA (640H × 480V )
imager integration in a standard 180 nm 4PM CIS process and demonstrates how a careful
design based the presented noise calculation has led to an input-referred noise histogram
from 0.25 e−rms to a few e−rms and peaking at 0.48 e−rms. A full characterization of the VGA imager
is also presented including photon transfer curves, noise, pixel-to-pixel non-uniformity, lag,
dark current and quantum efﬁciency.
Chapter 8 presents another contribution for low noise CIS readout chain design. A passive
switched-capacitor network, with a minimum number of capacitors, performing fast corre-
lated multiple sampling (CMS) is introduced. The proposed circuit requires no additional
active circuitry, has no impact on the output dynamic range and does not need multiple
analog-to-digital conversions. The new CMS circuit is veriﬁed with transient noise simulations
and shows a noise reduction in perfect agreement with ideal CMS.
Chapter 9 discusses the impact of the technology downscale on CIS sensitivity from an elec-
tronic read noise perspective. It shows promising opportunities for 1/ f and thermal noise but
points out threads regarding random telegraph signal (RTS) noise and leakage current shot
noise.
Chapter 10 presents another noise reduction technique in the emerging ﬁeld of terahertz
imaging. In this example, the additional degree of freedom consisting in the active terahertz
9
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source control is exploited. This chapter presents the ﬁrst integration of a 1 kpixel CMOS
THz imager with in-pixel high-selective ﬁltering synchronized with source modulation. The
pixel design is based on a passive switched capacitor N-path ﬁlter combinedwith a Gm-C ﬁlter.
10
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CMOS image sensors (CIS) as known today are the fruit of several decades of research and
development culmination starting from the discovery of the photodetecting effect of pn
junctions and the implementation of charge coupled devices CCDs as image sensors to the
development of pinned photo-diodes (PPDs) in CMOS technology. Today, CIS is a mature
technology, PPDs became standard devices and the optimal readout circuit schemes for each
application are becoming well known. This Chapter recalls the historical background of CIS,
presents a simpliﬁed physical model of the PPD and reviews the readout chain architectures
implemented in the low-noise context.
2.1 Pinned Photodiodes
The pinned photo diode (PPD) is a photosensitive structure at the heart of almost all CMOS
image sensors and even CCDs. PPDs became the ﬁrst choice device in solid state image
sensors due to their CMOS compatibility, high quantum efﬁciency and low dark current in
addition to a readout process based on correlated double sampling which is prone to a low
noise readout by canceling the reset noise and mitigating low frequency noise.
2.1.1 Brief Historical Review
The idea of using silicon devices as photodetectors goes back to 1965 when the photosensing
effect of pn junctions has been revealed for the ﬁrst time by G.P.Weckler [15, 16]. These
early works showed that a reverse biased pn junction behaves as a capacitor charged by a
photocurrent proportional to the incident light intensity. This device became the key element
in the ﬁrst MOS passive pixel sensors (PPS) designed by P. J.W.Noble [17] in 1968. These
pn junctions were also introduced in the CCDs in a device called Inter Line Transfer (ILT)
[18] in order to avoid using the CCD structure for both the light integration and the charge
transfer. A transfer gate was introduced, in each pixel, between the pn junction and the CCD
11
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structure transferring the integrated photoelectrons through the whole column to the sense
node located at the output of the chip for the readout. But the pn junction photodiodes
performance was mainly limited by the sampled noise after reset, commonly referred to as
the kTC noise and the incomplete charge transfer during the readout [19]. To address these
issues, N. Teranishi invented the buried pn junction that was ﬁrst presented in 1982 [20]. This
buried structure consisted in adding a heavily doped p+ thin layer on the top of the n layer
of the pn junction making it a vertical p+np structure. This device had also another virtue
consisting in an extremely lower dark current compared to pn junctions [20]. The name of PPD
has ﬁrst been given to this structure in a 1984 publication [21] presenting an enhancement of
the buried photo diode quantum efﬁciency through the reduction of the p+ layer thickness.
Thanks to the miniaturization of CMOS devices, the integration of in-pixel ampliﬁcation
became possible. E. R. Fossum was the ﬁrst to take advantage of this aspect. He proposed
the in-pixel integration of charge transfer and source follower buffering in 1993 [22, 23] and
gave it the name of active pixel sensor (APS). This CMOS structure used a photogate as a
detection device. The implementation of PPDs in CMOS pixels required further technological
improvements to allow the charge transfer from the PPD to the sense node with low voltages
compatible with CMOS processes. Such improvements emerged in the late 90 [24, 25] and
early 2000 [26, 27]. The name of 4T pixels is commonly given to the pixel structure combining
the APS topology with a PPD phototdetector. In other words, an APS where the photogate
is replaced by a PPD. The name of 4T pixels was given by contrast to the 3T pixel structure
designating a pixel with a photodiode directly connected to a source follower with a reset and
selection switches. The 4T pixel has the additional transfer gate separating the PPD from the
sense node. The fabrication of APS with PPDs in CMOS processes was a major turning point
in the image sensor industry. From this point, the CMOS image sensors started challenging
and advancing CCDs even at the sensitivity level.
The sensitivity of CIS based on PPD was further optimized in terms of quantum efﬁciency by
introducing back-side-illumination (BSI). BSI was ﬁrst introduced for CCDs to enhance their
quantum efﬁciency by exposing the back side of the chip to the incident light instead of the
front side which is partially covered by the gates and metal wires [28, 29]. BSI was adapted to
the CIS industry and became a standard in the late 2000 included even in the mass produced
consumer applications [19]. The color ﬁlter and micro lenses layers are stacked in the back
side of the chip and the front side metal layers act as light reﬂector further increasing the
quantum efﬁciency.
2.1.2 Device Physics
As mentioned in the historical review, the PPDs have been ﬁrst developed in CCD technology
for their low spill back and lag, low dark current and good quantum efﬁciency. These devices
have been implemented after in CIS. The PPD structure consists in a np junction buried under
a shallow highly doped p+ thin layer. A few physical models of the PPD have been proposed in
the literature [30, 31, 32]. In this section, we give a basic physical model of the PPD leading
12
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Figure 2.1: Structure of the stacked p+np layers in the PPD.
to a simple derivation of the potential shape and pin voltage value and position. The PPD is
nothing else than two pn junctions sharing the same n doped area as depicted in Fig. 2.1. The
junctions give rise to depletions in both sides of each junction. When the concentration of
free carriers is mainly given by the doping concentration, the full depletion approximation
can be used. The latter assumes that the depletion length in each side of the junctions have
a clear edge and the transition between the depleted (charged) and non-depleted (neutral)
regions is abrupt [33]. These assumptions are justiﬁed by the exponential dependence of the
carrier concentration on the gap between the Fermi level and band edges.
Consider the case when the depletion regions of the p+n and np junctions merge in the n
layer. The n layer of the PPD becomes fully depleted as depicted in Fig. 2.1. xn marks the edge
between the p+ and n layers while xp marks the border between the latter and the epitaxial p
bulk. xp1 is the depletion edge abscissa of the p+n junction and xp2 corresponds the depletion
edge for the p junction. The charge distribution, under the full-depletion approximation,
corresponding to the structure described in Fig. 2.1 is shown in Fig. 2.2(a). For the sake of
simpliﬁcation, we do not consider the case of linear doping concentration in the n layer.
The key equation relating the electric ﬁeld and potential to the charge distribution is the
Poisson equation which is expressed as:
d2V (x)
dx2
=−dE(x)
dx
=−ρ(x)
εs
, (2.1)
where V (x) is the potential, E(x) is the electric ﬁeld, ρ(x) is the charge density and εs is the
semiconductor dielectric constant. We add to these differential equations the global boundary
conditions which are ﬁeld free and zero potential at the level of the surface and the p substrate.
Based on Fig. 2.2(a), ﬁve different regions can be distinguished based on the distribution of
ρ(x). The continuity of the electric ﬁeld and potential across the different regions of the PPD
is also a constraint to take into consideration.
13
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Figure 2.2: Charge density, electric ﬁeld and potential under the full depletion approximation
for a fully depleted PPD (a) and after integration (b).
Neutral p+ and p regions
The neutral p+ region is delimited by 0≤ x < xp1 . For the p epitaxial substrate it corresponds
to xp2 ≤ x. These areas of the semiconductor are not depleted, hence the charge density is nul
(ρ(x)= 0). Consequently, these two areas are ﬁeld free with a zero potential.
Depleted p+ region
The depleted region of the p+ layer is located within xp1 ≤ x < xn . The charge density in this
area is determined by the hole impurities density as
ρ(x)=−qNA+ . (2.2)
NA+ is of the order of 1018 to 1019 cm−3 which is one to two orders of magnitude higher than
the concentration of donors in the n layer and a few orders of magnitude higher that the p
substrate concentration ranging between 1015 and 1016.
The electric ﬁeld is then derived by solving (2.1) for the boundary condition of E(xp1 ) = 0
14
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verifying the continuity of the electric ﬁeld at xp1 . E(x) simpliﬁes to
E(x)=−qNA+
εs
(x−xp1 ) forxp1 ≤ x < xn . (2.3)
Consequently, the potential over x in this region can be expressed, in the way that veriﬁes its
continuity at xp1 , as
V (x)= qNA+
2εs
(x−xp1 )2 forxp1 ≤ x < xn . (2.4)
Depleted n region
This region corresponds to xn ≤ x < xp . The depleted n region is in a certain way the result of
the merging between the depletions of the p+n and np junctions. The charge density under
full depletion is given by the density of donor impurities ND . The density of donors in this
area is considered to decrease linearly with x. Here we suppose ND constant for simpliﬁcation
since this linear dependence over x does not have a fundamental impact on the potential
shape. The charge density is hence expressed as
ρ(x)= qND . (2.5)
The electric ﬁeld is then expressed using the Poisson equation (2.1) and the continuity condi-
tion at x = xn using (2.3). This yields to
E(x)= qND
εs
(x−xn)− qNA
+
εs
(xn −xp1 ) forxn ≤ x < xp . (2.6)
Consequently, the potential verifying the Poisson equation and the continuity at xn can be
expressed as
V (x)=−qND
2εs
(x−xn)2+ qNA
+
εs
(xn−xp1 )x−q
qNA+
εs
(xn−xp1 )(xn+xp1 ) forxn ≤ x < xp . (2.7)
Depleted p region
The depleted region of p substrate corresponds to xp ≤ x < xp2 . The charge density in this area
is determined by the hole impurities density in the epitaxial substrate as
ρ(x)=−qNA . (2.8)
The electric ﬁeld is then derived by solving (2.1) for the boundary condition of E(xp2 ) = 0
verifying the continuity of the electric ﬁeld at xp2 . E(x) simpliﬁes to
E(x)=−qNA
εs
(x−xp2 ) forxp ≤ x < xp2 . (2.9)
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Consequently, the potential over x in this region can be expressed, in the way that veriﬁes is
continuity at xp2 , as
V (x)= qNA+
2εs
(x−xp2 )2 forxp ≤ x < xp2 . (2.10)
Note that the continuity must also be veriﬁed between the depleted p and n regions. This
condition leads to the following equation
NAxp2 −NA+xp1 = (NA +ND )xp − (NA+ +ND )xn . (2.11)
This equation sets the relationship between the doping concentrations and the depletion
width of the PPD.
Pin voltage
Based on the equations (2.4), (2.7) and (2.10), the potential takes its maximum in the depleted
n region. The position xmax corresponding to this maximum corresponds to the abscissa
where the electric ﬁeld is nul. Hence xmax is obtained by solving the equation E(x)= 0 in the
depleted n region as
xmax = xn + NA
+
ND
(xn −xp1 ). (2.12)
Let us ﬁrst verify that xmax is comprised between xn and xp . It is clear from (2.13) that xmax is
higher than xn . The continuity condition (2.11) can be used to express xmax as a function of
xp . Based on this equation xmax can also be expressed as
xmax = xp − NA
ND
(xp2 −xp ). (2.13)
Hence xmax is comprised between xn and xp .
The pin voltage can be expressed by substituting xmax in (2.7) as
Vpin = qNA
+
2εs
· NA+ +ND
ND
(xn −xp1 )2. (2.14)
The pin voltage expression obtained in (2.14) is exactly the built-in voltage of the p+n junction.
Indeed this result shows that the pin voltage of the p+np structure of the PPD can be deter-
mined by analyzing the Fermi level gaps between the layers. The Fermi level gap between the
p+ and n layers is given by
Vbi1 =
kT
q
ln(
NA+ND
n2i
), (2.15)
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where Vbi1 is the built-in potential of the p+n junction. The Fermi level gap between the n
layer and the epitaxial p is given by
qVbi2 =
kT
q
ln(
NAND
n2i
), (2.16)
where Vbi2 is the built-in potential of the pn junction. As mentioned previously, the doping
concentration in the p+ layer is a few orders of magnitude higher than the one in the epitaxial
p layer. Hence
Vbi1 >Vbi2 (2.17)
Consequently, the built-in potential in the p+np structurewhen the Fermi levels of the different
layers become equal is given by the highest energy gap which corresponds to the p+n junction.
Finally the pin voltage can be expressed as
Vpin = kT
q
ln(
NA+ND
n2i
). (2.18)
For instance, for a doping concentration in the p+ layer NA+ of 1018 cm−3 and a donors
concentration in the n layer of 1016 cm−3, the pin voltage at 300K would be 0.8V.
Note that in the simpliﬁed analysis presented above, the linear doping concentration over the
PPD n well [19] is not considered and replaced by a ﬂat concentration over the n well. This
analysis does not include the horizontal border effects on the PPD and the impact of the PPD
width and length on the pin voltage [34].
Charge photo-generation and integration
The band gap energy of the silicon is about 1.1 eV. A visible photon has an energy ranging
between 3.5 and 1.5 eV. For front side illumination, the thin p+ layer on the top of the PPD is
transparent and the photon gets absorbed by silicon atoms located in the depleted region.
Since the photon energy is higher than the silicon band gap, an electron-hole pair is generated.
Due to the electric ﬁeld in the depleted region (Fig. 2.2(a)), the electron is attracted by the
position corresponding to the maximum potential and the hole sinks in the ground through
the substrate. Each photoelectron located at the depleted n well compensates the positive
charge of a donor hole. Hence, with cumulated photoelectrons, a neutral region starts to grow
in both sides of the maximum voltage position (xmax) as depicted by Fig. 2.2(b). The PPD is
saturated when the depleted region in the n well disappears due to the cumulated electrons.
Consider a PPD section of area A. The total positive charge in the PPD volume corresponding
to the section A in the n well between x and xmax is given by q ·ND · A · (xmax −xn). Hence, a
number of ND ·A ·(xmax −xn) photoelectrons is enough to saturate this section of a PPD, since
there will be no maximum voltage, which gives an estimation of the PPD full well capacity
FWC. For a doping concentration of 1016 cm−3 and an n layer depth of 0.25μm the rough
estimation of the maximum storage charge is about 2.5 ke−/μm2.
17
Chapter 2. Low-Noise CMOS Image Sensors
p
n
PPD
Transfer 
Gate
n+
Sense 
Nodep+
STI
Reset 
Gate
n+
Row 
Select
Column
Figure 2.3: Global architecture of a pixel based on a PPD.
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Figure 2.4: Readout timing diagram of a conventual pixel based on a PPD.
2.1.3 Device Operation
Fig. 2.3 shows the conventional schematic of a pixel based on a PPD. The cross section of a
PPD allows to see stacked n and p+ layers as well as the shallow trench insulator (STI) used
to isolate the PPD. A heavily doped p+ area separates the STI oxide from the PPD n well and
p epitaxial layer in order to reduce the impact of interface imperfections as will be shown in
the next Chapter. The transfer gate (TG) is used to control the potential barrier at the edge of
the PPD. When the TG voltage is low enough, the potential under the transfer gate is lower
enough than the pin voltage of the PPD in order to keep the integrated charge in the PPD n
well. Typical values of the TG low voltage range between 0V and slightly negative values for
dark current issues as will be discussed in the next Chapter. The sense node is simply an n+p
junction capacitance. The voltage at the surface of the n+ layer is set to a high voltage in the
2.5 to 3.3V range creating a depletion at the n+p interface. The sense node voltage is read
by an adequate electronic circuit that will be detailed in the next Section. After sensing the
reset level, the TG voltage is increased creating a depletion under the transfer gate where the
potential is higher that the PPD pin voltage and in the mean time lower than the sense node
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Integration Transfer Readout
Vreset
Vtransfer
Reset
Vreset
Figure 2.5: Hydraulic model of a PPD with the transfer gate and sense node regions showing
the different readout steps.
maximum voltage. During this time, the depletion regions under the sense node, the transfer
gate and the in the PPD n well merge and the electrons cumulated in the PPD during the
integration phase diffuse towards the higher potential area under the transfer gate and then
to the sense node where the potential is even higher. The charge diffusion to the sense node
causes its voltage level to drop from the reset level with a step proportional to the transferred
charge. This voltage is sensed and the reset level voltage is then subtracted to obtain the signal
level only assuming the reset level has remaind constant. This operation is called correlated
double sampling (CDS). It not only subtracts the constant reset level but also reduces the noise
that is correlated between the reset time and the transfer time such as the ﬂicker noise [35].
The charge storage and transfer discussed above can be described by the hydraulic model of
Fig. 2.5 that shows the different readout steps according to the operation timing diagram of
Fig. 2.4 showing also the reset and transfer samples of the CDS.
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2.2 CIS Global Architecture
Fig. 2.6 shows the overall block diagram of a conventional low noise CIS. The pixels array is
at the center of the imager. It occupies most of the chip silicon area. Each pixel comprises a
pinned photodiode with at least one amplifying transistor and three MOS switches for reset,
transfer and row selection. In order to achieve high frame rates, a column parallel readout
scheme is generally performed. The pixels array is read line by line and all the pixels of the
same line are read in parallel. Hence, at the top of the lines, a mixed signal control block
made of shift registers and level shifters is generally implemented in order to drive the pixel
lines by generating the row selection, reset and transfer commands. At the bottom of the
columns, analog ampliﬁcation is generally implemented before the correlated sampling and
analog-to-digital conversion. Fig. 2.7 shows the timing diagram of a conventional CIS readout
chain. It shows the main line control signals as well as the timing of the column level signal
processing. Each pixel line is generally addressed with the same frequency as the frame rate.
Hence the PPDs remain exposed to the light between two consecutive readouts. In order to
control the exposure time of the pixels, an intermediate reset and transfer operation can be
performed in order to empty the PPDs between two consecutive readouts. The integration
time is then set by the time interval between that charge transfer resetting the PPD and the
one performed during the readout. At the column level, the correlated sampling and the
analog-to-digital-conversion (ADC) are performed after the column-level ampliﬁcation. The
digital data is then stored in static random access memories SRAMs. These SRAMs are then
shifted horizontally to the digital output of the chip. For a higher frame rate, the horizontal
shift of each frame is performed at the beginning of the next frame as shown in the timing
diagram of Fig. 2.7.
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Figure 2.9: Circuit topology of a common source stage (a) the DC characteristic (b) and
schematic of the pixel based on a common source in-pixel ampliﬁcation (c).
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2.3 Pixel Architectures
In any sensor readout chain, the low noise ampliﬁcation must be applied at the earliest stage of
the readout chain. In the case of CCDs, the ampliﬁcation was applied at the output level of the
chip since the CCDs do not offer the possibility of integrating any electronics at the pixel level
[36]. Indeed the charge was transferred from pixel to pixel vertically then horizontally until
the sense node located at the chip output . The idea of integrating electronic ampliﬁcation at
the pixel level goes back to the early beginnings of CMOS image sensors [37, 38] with 3T pixels.
The main advantage of this in-pixel ampliﬁcation is the separation between the sense node of
the pixel and the column level parasitic capacitance. Indeed, without in-pixel ampliﬁcation,
the photodiode would be directly connected to the column through the pixel (row) selection
switch MOS transistor [16]. In this conﬁguration, the sense node capacitance would be of the
order of several pF. Hence, each photoelectron integrated in the photodiode would only result
in a few 160nV which is a very weak signal to be detected by CMOS uncooled electronics.
In order to optimize the quantum efﬁciency and ﬁll factor of the pixel, the in-pixel ampli-
ﬁcation is introduced with the minimum number of MOS transistors. When operated in
saturation, a single MOS transistor can operate as a voltage ampliﬁer in three possible topolo-
gies, namely, the source follower (common drain), the common source and common gate
conﬁgurations [39]. In the common gate conﬁguration, the bias current of the amplifying
transistor ﬂows through the input voltage source which is not practical in active image sensors
since the sense node is either connected to the photodiode or to a sense node junction. Hence,
the source follower and common source topologies are the most popular in-pixel amplifying
schemes used in CMOS image sensors.
2.3.1 Source Follower Based Pixel
The in-pixel source follower (SF) topology is the most common conﬁguration in CIS. Fig. 2.8(a)
shows the schematic of the source follower stage. The sense node is connected to the gate of
the amplifying transistor and the output voltage is produced at its source. In this conﬁguration,
the transistor is used as a voltage buffer. The output voltage as a function of the sense node
voltage is depicted in Fig. 2.8(b). This DC characteristic shows two important advantages of
the source follower scheme. The ﬁrst consists in a large voltage swing. For the 3.3V transistors
usually used in CIS pixels, the voltage swing of the pixel ranges between 1 and 2V. The second
advantage of the source follower scheme is the easy reset. Indeed, the sense node can be reset
without much constraints about the exact reset voltage value at the sense node. Hence, this
readout scheme is robust against the reset switch imperfections [35]. Fig.2.8(c) shows the
schematic of a source follower based 4T pixel. The current bias of the source follower stage is
connected to the column. Hence, the current bias is connected to the in-pixel SF transistor
only when the row selection switch connects the pixel to the column during the readout.
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2.3.2 Common Source Based Pixel
Fig. 2.9(a) shows the schematic of the common source stage with a PMOS load. In this readout
scheme, the sense node is connected to the gate of the amplifying transistor and the output
voltage is produced at its drain. The output voltage as a function of the sense node voltage
is depicted in Fig. 2.9(b). This DC characteristic exhibits two main differences compared
to the source follower stage. The ﬁrst consists in the in-pixel voltage gain at the cost of a
proportionally lower voltage swing. The second difference consists in the necessity of a precise
feedback reset. Indeed, this reset scheme is necessary to make sure that the sense node
voltage is at the linear part of the DC characteristic. Note that the common source stage is very
sensitive to the reset switch non-ideality. In fact a charge injection induced by this switch can
set the sense node voltage in a saturation point.
Fig. 2.9(c) shows the schematic of a pixel based on a common source ampliﬁcation. the in-pixel
row selection switch connects the common source transistor the load located at the column
level. The load can be implemented by a PMOS, NMOS or a passive resistive element. The
common source conﬁguration can be implemented as an open loop gain ampliﬁer [8, 40] or
as a capacitive transimpedence ampliﬁer (CTIA) [41, 42] by introducing a capacitive feedback
between the common source drain and gate. Note that the open loop gain conﬁguration is a
particular case of the CTIA for which the feedback capacitance is simply given by the gate to
drain total parasitic capacitance of the in-pixel amplifying transistor.
2.4 Column-Level Ampliﬁcation
The column-level ampliﬁer is an important block in the readout chain. It is located between
the pixel and the next processing stages, namely, the analog buffers, the track-and-holds and
analog-to-digital converters. Hence, by introducing the gain right after the pixel, the noise
originating from these stages is minimized. One other important role of the column-level
ampliﬁer, especially with a source follower based pixel, is the bandwidth control reducing the
thermal noise. The ﬁrst implementation of column-level ampliﬁcation leading to a low noise
performance was published in [43] reporting a performance of 2 e−rms.
The column-level ampliﬁcation is generally implemented with switched capacitor ampliﬁers
as shown in Fig. 2.10(a). The gain is set by the ratio between the input and feedback capacitors.
The ampliﬁer is reset after each readout thanks to an autozero that also dramatically reduces
its offset and low frequency noise [35].
In low noise CIS readout chain, the column-level ampliﬁer is especially necessary with the
source follower based readout chain. For the best dynamic range, low column level gain is
required to exploit as much as possible the full well capacity of the PPD and high column level
gain is required for a low noise ﬂoor. Hence the column-level ampliﬁer must perform low
gain for images under good lighting conditions and high gain in the case of low light imaging.
Hence, adaptative column-level gain [44] is required. Fig. 2.10(b) shows the schematic of a
parallel dual gain column-level ampliﬁer. In this readout scheme, each pixel is read with both
high and low gain levels. In this way, each frame of the imager corresponds to two images, one
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Figure 2.10: Schematic of the column level switched capacitor ampliﬁer with variable gain (a)
and dual gain column level ampliﬁcation.
adequate for dark pixels and the other for highly illuminated pixels. Image post processing
can be applied to combine both resulting in a higher dynamic range performance but at the
cost of higher power consumption and larger silicon area.
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Figure 2.11: Column level readout chain of a CIS with analog CDS implemented by two track-
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with analog CDS implemented at the input of the ADC comparator (b) and the corresponding
timing diagram (d).
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2.5 Correlated Sampling and Analog-to-Digital Conversion
2.5.1 Correlated Double Sampling
Correlated double sampling (CDS) is similar to autozeroing except that the signal is sampled
twice and then the difference is taken between these two samples. It has been introduced
initially for image processing in CCDs [45, 46] then introduced to CIS. The CDS in the case of
CIS is operated by differentiating two samples at the output of the sensor, one after resetting
the sense node and the other one after the charge transfer.
The most common implementation of CDS is shown in Fig. 2.11(a). In this conﬁguration, two
sample-and-hold circuits, connected in parallel to the output of the column level ampliﬁer,
are used. Fig. 2.11(c) shows the timing diagram of the different control phases operating the
readout chain depicted in Fig. 2.11(a). First, the in-pixel reset (RST) transistor is switched on
in order to reset the sense node. The column level ampliﬁer auto-zero (AZ) switch is closed in
order to clear the feedback capacitor Cf, reset the input voltage of the ampliﬁer and store the
offset of the ampliﬁer in the input capacitor Cin. Once the AZ switch is opened, this offset is
canceled. Note that this AZ also reduces the low frequency noise originating from the column
level ampliﬁer [35]. The ﬁrst sample-and-hold circuit switch SSH1 is opened after the settling
of the voltage corresponding to the reset level. The latter is then held in capacitor CSH1. The
TG is then pulsed to its higher level in order to transfer the charge from the PPD to the sense
node. The voltage corresponding to the transfer level is then sampled after the signal settles in
the second sample-and-hold circuit by opening the second switch SSH2.
Another implementation of the CDS consists in performing the latter at the input of a sin-
gle slope analog-to-digital converter (ADC). An example of such implementation is shown
in Fig. 2.11(b). The timing diagram of the control signal of this readout chain is shown in
Fig. 2.11(d). During reset of the pixel and the column level ampliﬁer auto-zeroing, the auto-
zero switch of the comparator at the input of the ADC stage is closed. When the reset level
voltage has settled at the output of the column level ampliﬁer, this switch is opened in order
to sample the reset level voltage in the capacitor Ccomp. Instantaneously, the voltage at the
positive input of the comparator becomes equal to the difference between the voltage at the
output of the column level ampliﬁer and the reset level voltage sampled in Ccomp. Now the
voltage sampled at the input of the comparator corresponds to the difference between the
reset and transfer levels. The ramp then is activated synchronously with the counter and once
the rampe voltage is equal to the voltage held at the positive input of the comparator, the
latter switches to its high voltage level in order to store the counter value in the SRAM. The
CDS time corresponds to the time between the comparator auto-zero and the switching of the
comparator output. Note that, in this conﬁguration, the CDS time depends on the signal level.
2.5.2 Correlated Multiple Sampling
Correlated multiple sampling (CMS) was introduced for CIS in [47, 48, 49]. It combines CDS
with averaging. CMS of order M corresponds to averaging M samples at the reset level and
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Figure 2.12: Timing diagram of the an M-order CMS showing the M samples at the ﬁrst and
second voltage levels.
M samples after charge transfer and then differentiating the two averages. Fig. 2.12 shows
the timing diagram of CMS in case for a CIS readout chain. A CMS of order M corresponds to
averaging M samples in of the reset level voltage and M other samples after transferring the
charge from the PPD to the sense node and settling of the signal. For the timing diagram of
Fig. 2.12 the voltage at the output of an ideal CMS is expressed as:
VCMS = 1
M
M∑
i=1
Vtransfer,i −
1
M
M∑
i=1
Vreset,i . (2.19)
Practically, CMS CIS readout chains can be performed with analog circuits or in the digital
domain after ADC.
Analog CMS
An implementation of CMS with analog circuitry consists in using a column level integra-
tor. The schematic of a CIS readout chain implementing this technique is shown in Fig. 4.4.
Fig. 2.13(b) shows the corresponding timing diagram. In this conﬁguration, after the reset of
the sense node and auto-zeroing of the column-level ampliﬁer, the column level voltage is
sampled at the capacitor Cin and transferred to the ampliﬁer feedback capacitor Cf using the
switches Ssample and Stransfer as shown by the schematic and timing diagram. This operation is
iterated M times in order to cumulate the charge corresponding to M consecutive samples in
the feedback capacitor. This results in the voltage at the output of the integrator being equal
to the sum of the M consecutive reset level voltage samples. The switch SSH1 is then opened
in order to hold this reset level cumulated voltage in the capacitor CSH1. The charge transfer
from the PPD to the sense node is then performed and the same operation is iterated after
settling of the transfer voltage level. The switch SSH2 is then opened to hold the transfer level
voltage.
The integrator results hence in cumulating the reset level and transfer level samples instead
of averaging. Thus, this conﬁguration results in a dynamic range decrease by a factor M . An
alternative to this implementation [49] consists in using folding integration by introducing a
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Figure 2.13: Analog implementation of CMS using column-level integrator (a) and the corre-
sponding timing diagram (b).
digitally assisted feedback that prevents the integrator from saturating. This implementation
is obtained at the cost of additional active mixed signal circuitry.
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Digital CMS
CMS can also be performed in the digital domain [50, 7]. Fig. 2.5.2 shows a readout chain
based on a 4T pixel, column-level ampliﬁcation and multiple rampe ADC used to perform
CMS by multiple analog-to-digital conversions using multiple ramping. The corresponding
timing diagram is shown in Fig. 2.14(b). After the sense node reset, the column level ampliﬁer
auto-zeroing and settling of the reset level voltage at the input node of the ADC comparator.
Multiple ramps are iterated synchronously with a bitwise counter. The counts corresponding
to M conversions are cumulated. Then the charge is transferred from the PPD to the sense
node and the bitwise inversion is activated in order to set the counter in the count down mode.
Similarly to the reset level voltage. The multiple ramping is activated in the same way after
settling the transfer voltage level at the output of the column-level ampliﬁer. But in this case
the counter counts down subtracting in this way the cumulated transfer level voltage samples
from the reset level ones.
2.6 Summary
PPDs are the key element in low noise CIS. PPDs present a buried potential well in a depleted
area that collects the photoelectrons. Low noise CIS pixels comprise, in addition to the PPD,
at least four transistors to control the selection, reset and transfer. The fourth transistor is
generally operated in the source follower conﬁguration to buffer the voltage level of the sense
node. The latter can also be used in the common source conﬁguration for a higher pixel-level
voltage gain. The pixel readout is performed in a double sampling scheme and the signal
corresponds to the difference between the sense node voltage right after the reset and its level
after the charge transfer from the PPD. This readout scheme cancels the reset sampled noise
and reduces the low frequency noise originating from the readout chain electronics. CIS chips
are generally built in a column parallel structure. The pixels of each line are simultaneously
selected and read. The column level circuits include the bias current or load of the in-pixel
ampliﬁcation stage, the column-level ampliﬁers are used to introduce a gain minimizing the
noise contribution of the next stages and controlling the bandwidth for optimal thermal noise.
The CDS and ADC take place after column ampliﬁcation and can be implemented in different
schemes. Signal multiple sampling and averaging can also be implemented for further noise
reduction. In the low noise CIS context, the combination of averaging and double sampling is
called CMS. It can be implemented with analog or digital circuitry.
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3 Noise Sources and Mechanisms in CIS
The operation principles of the conventional low noise CIS presented in the previous Chapter
can suffer from non-idealities, defects and random ﬂuctuations at different levels corrupting
the integrity of the signal. These random events occur at the level of the PPD, during the
charge transfer and also at the level of the readout circuit electronics. In this chapter, the
noise sources corrupting the signal in CIS from the front to the back-end are reviewed and
illustrated with experimental examples.
3.1 Photon Shot Noise
The shot noise is a statistical phenomenon appearing in nature for physical processes resulting
from a series of independent events occurring with the same probability. Consider the case
of a particle ﬂux with a rate λ constant in time. In the time interval [0, t ] the average number
of incident particles is given by λ · t . If each particle has the same probability of incidence p,
then the number of incident particles obeys to a Binomial Law. If the probability p is close
to unity, this Binomial law tends to a Poisson distribution where the probability to receive n
particles in the interval [0, t ] is given by [51]:
pn(t )= (λ · t )
n
n!
·e−λ·t . (3.1)
The property characterizing the shot noise is the fact that the variance of the number of
received particles is equal to the constant average number. In optics and electronics, the
quantized nature of light and charge makes a photon or electron ﬂux obey this Poisson
process. The photon incidence obeys so accurately to the Poisson distribution that it can be
used to characterize photosensors [52] and particularly CIS. Consider a CIS with a conversion
gain ACG. If the imager receives a constant photon ﬂux corresponding to N photons for an
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Figure 3.1: PTC of a CIS From the test chip designed and fabricated in the frame of this work
verifying (3.2).
integration time Tint, then the variance of the output signal can be expressed as
Var [Vout(N )]= ACG ·E [Vout(N )]+Var [Vout(0)], (3.2)
where Var [Vout(0)] denotes the output signal variance in the dark which is the read noise of
the imager. The variance versus average output signal curve is called the photon transfer curve
(PTC) [52]. From this curve, the conversion gain ACG is measured as the slope of its linear part.
The average signal for which the PTC curve collapses corresponds to the full well capacity of
the imager. This saturation point can be due to the saturation of the electronic readout circuit
or to the saturation of the photodiode in case the dynamic range of the readout chain is high
enough. Fig. 3.1 shows the PTC obtained with the image sensor designed in the frame of this
work. The curve demonstrates that the shot noise dominates in the linear part of the curve as
expected by (3.2). More details about this measurement will be given in Chapters 6 and 7.
3.2 Dark Current
The dark current is the name commonly given to the charge generation rate at the photosensor
in the absence of light. This phenomenon is intrinsic to semiconductor devices and presents
the ﬁrst element that can corrupt the signal in the readout chain. The dark current is the
parameter limiting the integration time of any solid state image sensor and the only way to
overcome this limitation, for a given device, is cooling [53]. The physical process behind the
dark current is the different generation recombination mechanisms occurring in the depleted
area of the PPD and directly accumulated in the potential well or outside the depleted region
and diffusing toward it.
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The trap assisted generation recombination is the most common physical model for dark
charge generation. Based on this physical model, the impurities introduced to the semicon-
ductor may be associated with energy states between the valence and conductance band in
the range where no energy states are available for carriers in intrinsic semiconductor. Hence
these impurities act as steps facilitating the transition of electrons between the valance and
conductance band as shown in Fig. 3.2. This process is also known as the "hopping conduc-
tion".
Fig. 3.3 shows different dark current sources in a CIS PPD. Dark current can be generated at
the level of the depleted area of the PPD. It can also be generated at the level of the bulk in the
ﬁeld free area and then diffuse to the potential well. It is known that the trap density increases
at the surface and interfaces between different materials due to impurities and process defects.
Hence it is believed that an important part of the dark current generation occurs at the level of
the PPD surface and the Si-SiO2 interface under the transfer gate and at the level of interfaces
with shallow trench channel (STI).
The dark current generation in semiconductors is governed by the Shockley-Hall-Read equa-
tion [54, 55, 56] where the net carrier generation/recombination rateUSHR (carriers ·s-1 ·cm-3)
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is expressed as:
USHR =
σpσnUT (pn−n2i )Nt
σn
(
n+niexp(Et−EFikT )
)
+σp
(
p+niexp(EFi−EtkT )
) , (3.3)
where σn and σp refer to the electron and hole cross sections (cm2),UT is the thermal voltage,
p and n are the electron and hole concentrations (cm-3), ni is the intrinsic carrier concentra-
tion (electon-hole/cm3). Et−EFi is the gap between the energy of the trap and the intrinsic
Fermi level, k is the Boltzmann constant and T is the absolute temperature.
In thermal equilibrium, the product of electrons and holes concentration veriﬁes [57]:
n ·p =n2i (3.4)
In doped semiconductors, the density of majority carriers is rather given by the doping con-
centration. Hence the holes concentration in an n-doped semiconductor is given by
p = n
2
i
ND
, (3.5)
where ND is the doping concentration of donors. Similarly, the electrons concentration in a
p-doped semiconductor is given by
p = n
2
i
NA
, (3.6)
where NA is the density of acceptors.
Equation (3.3) is the starting point to analyze the generation recombination processes for the
PPD. Note that, in thermal equilibrium, n ·p is equal to n2i , resulting in a zero generation/re-
combination rate and absence of dark current. But the doped semiconductor is not in thermal
equilibrium during depletion. Hence the depleted regions in the 4T pixel are critical in the
dark current generation. In case of non thermal equilibrium, the traps with energies Et close
to the intrinsic Fermi level energy EFi of the semiconductor are the major contributors to the
dark current generation.
3.2.1 Depleted Area Generation
The depleted region of the PPD is deserted from its majority carriers. The concentration of
electrons (n) and holes (p) are negligible compared to ni. Note that this area is not in thermal
equilibrium, hence (3.4) is not veriﬁed. Consequently, (3.3) simpliﬁes to
Udep =
−σUT n2i Nt
2cosh(Et−EFikT )
. (3.7)
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The total dark current is given by the integral of (3.7) over the trap energies and over the
volume of the depleted region. Based on (3.7), the density of traps Nt over the depletion region
is the most critical parameter in dark current generation. It is known that the trap density
increases with process defects and impurities which are more present at the level of the surface
and interfaces. These process defects are inevitable. Hence the most realistic way to reduce
effectively this dark current generation is to prevent the depletion region from merging with
the surface and interfaces.
Surface and STI interface
At the level of the PPD surface, the p+ layer on top of the PPD n-well plays a crucial role in
the dark current reduction. Indeed thanks to this layer, the vertical potential proﬁle of the
PPD pushes the positive charge carriers (majority carriers in the p+ layer) towards the surface
preventing in this way the depletion region of the PPD from merging with the surface states.
Moreover the electrons that may be generated by the surface states would recombine before
reaching the depleted area thanks to the high density of holes at the level of the surface.
The same principle described above is used to reduce the dark current generated at the level
of the interface with the STI oxide interface. Indeed, a p+ layer is introduced at the level of the
STI oxide interface as shown in Fig. 3.3.
Transfer gate oxide interface
The states located at the Si-SiO2 interface below the transfer gate are a major contributor
to the dark current generation. With tiny transfer gates, this dark current generation may
behave as random telegraph signal (RTS) [58] causing a minority of "blinking" pixels. This dark
current contribution increases when the depleted area of the PPD merges with the depleted
area under the transfer gate. Another mechanism generating the dark current at the level of
the transfer gate oxide interface is the lateral ﬁeld created by the overlap between the the PPD
p+ layer and the transfer gate [59]. It has been reported in [59] that this strong ﬁeld increases
the dark current by causing impact ionisation creating more traps. The most common way to
reduce this dark current consists in driving the transfer gate with a negative voltage during
the integration time. Indeed a negative voltage at the level of the transfer gate suppresses the
depletion under the transfer gate so that the latter does not merge with the PPD depletion
region. Furthermore, an accumulation layer of positive carriers is created under the transfer
gate thanks to the negative voltage [58, 60, 61]. These accumulated holes play the same role as
the p+ layer on the surface of the PPD by recombining with the charges generated by the oxide
traps preventing them from being cumulated in the PPD potential well.
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3.2.2 Field-Free Area Generation
Unlike the depleted region of the PPD, The deepﬁeld-free area under the potential well remains
in thermal equilibrium. Hence, the generation/recombination dark current is negligible as
discussed above. Another dark current mechanism takes place in this deep area which is the
diffusion dark current. The concentration of electrons in the deep epitaxial p region under the
PPD is given by
n2i
NA
. However this concentration decreases exponentially in the direction of
the depleted area of the PPD. It is expressed as [53]
n = n
2
i
NA
(1−e− xLn ), (3.8)
where x is the distance from the depletion edge and Ln denotes the diffusion length for
electrons. This electron concentration gradient gives rise to a diffusion current. Indeed the
electrons would move from the high concentration to the low concentration region (depleted
area). This diffusion current can be expressed as:
Idiff = qDn
dn
dx
= qDnn
2
i
LnNA
, (3.9)
where Dn is the diffusion coefﬁcient (cm2 ·s−1) expressed by the Einstein relation as Dn =μnUT
with μn being the electron mobility in silicon.
The diffusion dark current is inversely proportional to the diffusion lengthwhich is an indicator
of the semiconductor quality. Indeed the diffusion length is greater in semiconductors with
a lower density of traps [53]. Consequently, the ﬁeld free area dark current depends on the
manufacture and represents a foundry quality indicator.
3.2.3 Dark Current Shot Noise
The generation of charge carriers in the dark results in a steady current that it generally
measured for image sensors as number of electrons per second or as a current density per
unit area of the PPD device. Typical values in state-of-the-art imagers are in the order of a
few e− · s−1 ·μm-2 at room temperature. The noise caused by the dark current manifests itself
by a shot noise associated to this steady current. The dark current shot noise variance, after
integration, is hence given by:
Q2dark = ·Idark · tint, (3.10)
where Idark si the dark current in e
− · s−1 and tint is the integration time of the imager.
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Figure 3.4: Nonidealities of the charge transfer process.
3.3 Transfer Noise
3.3.1 Charge Transfer Non-Idealities
The charge transfer from the PPD to the SN can be affected by the noise related to the charge
deﬁcit due to incomplete transfer and lag [62]. Unlike the sampled reset kTC noise, this
noise is not canceled by the correlated double sampling. The charge transfer noise has been
extensively studied for CCDs [63, 64] because an efﬁcient charge transfer is crucial in such
devices. For 4T pixels based on PPDs, this issue is becoming an active point of research
[62, 65, 59] with the read noise reaching deep subelectron levels in standard CIS process
[66, 9]. The main imperfections affecting the signal during the charge transfer from the PPD
potential well to the sense node are shown in Fig. 3.4. Process level techniques are used to
introduce a fringing ﬁeld in order to shape the potential well in a way that drifts the electrons
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toward the transfer gate. The aim of this process level optimization is to accelerate the transfer.
This fringing ﬁeld may not be applied ideally, in which case the electrons cumulated in the
potential well would rather diffuse toward the transfer gate before being drifted to the sense
node. This non ideality results hence in a slow transfer reducing the charge transfer efﬁciency.
The potential shape under the transfer gate my also suffer from some imperfections that can
take the form of barriers or charge pockets. These defects may prevent or slow down part of
the photoelectrons during the transfer. Once the transfer gate potential barrier is raised, part
of these charges goes back to the PPD instead of ending in the sense node. Finally, if the PPD
cumulates a large number of photoelectrons or if the reset voltage of the sense node is too low,
the charges are not completely transferred to the sense node and a part remains under the
transfer gate. When the transfer gate barrier is raised, part of this charge goes back to the PPD.
This process is referred to as the "spill back". All the nonidealities reported below result in a
part of the total photoelectrons being left in the potential well of the PPD after each readout.
This process is quantiﬁed by the charge transfer inefﬁciency (CTI) calculated as the average
percentage of the charge left after each readout. The noise related to this left charge behaves
as a shot noise [62] similarly to buried channel CCDs [64]. The noise charge variance is hence
given by:
Q2CTI =CT I ·N , (3.11)
where N denotes the number of photoelectrons. CTI can be measured by performing two
consecutive readouts after a relatively large integration time. This operation is iterated several
times and the measured outputs of the ﬁrst and second readouts are averaged. The ratio of
the two averaged values determines the value of the CTI. In state-of-the-art CIS with 4T pixels,
values of lag as low as 0.1% have been reported. Measurements presented later in Chapter 7
conﬁrm this result for a CIS designed in a 180nm process. Thus the shot noise associated to
the lag can be neglected compared to the read noise in the low light context.
Another imperfection introducing noise during the charge transfer is the presence of traps
at the level of the Si-SiO2 interface under the transfer gate. A large positive voltage is applied
to the transfer gate in order to create a voltage difference accelerating the diffusion of the
cumulated charges to the sense node. But this positive voltage attracts the electrons to the
Si-SiO2 interface since there is no built-in potential under the transfer gate. Hence some
electrons may be trapped during the transfer process. Unlike the noise introduced by the lag,
the variance of this ﬂuctuation is not easy to measure. Indeed, trapping can be, for instance,
confused with the impact of a charge pocket. It has been shown in [65] that these events can
be analyzed separately by increasing the transfer time. In fact, the non-idealities related to the
potential shape slow down the charge carriers transfer, but for a transfer time large enough,
the diffusion takes over and leads the electrons to the sense node deep potential well.
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Figure 3.5: Measured voltage, with a gain of 64, at the output of the in-pixel source follower
transistors pixels (From the test chip designed and fabricated in the frame of this work): a)
features a dominant RTS noise in addition to thermal noise, b) features only 1/ f and thermal
noise c) features a dominant thermal noise.
41
Chapter 3. Noise Sources and Mechanisms in CIS
l
Figure 3.6: Microscopic physical model of thermal noise in resistor of section A and gap l .
3.4 Electronic Noise
This Section covers the uncorrelated noise sources corrupting the signal at the level of the
readout circuitry. These include the thermal noise characterized by fast ﬂuctuations, the
1/ f noise characterized by slow ﬂuctuations and the random telegraph signal noise (RTS)
characterized by random switching events between two or more states. Fig.3.5 presents three
cases where one of these sources dominates the noise in the measured signal. The shot noise
associated to the leakage current is also discussed. The origins of these noise sources are
reviewed and the derivation of their power spectral density (PSD) is presented.
3.4.1 Thermal Noise
Thermal noise in resistors
Thermal noise is a fundamental physical phenomenon observed in all conducting devices
at a positive absolute temperature. Like the shot noise, thermal noise behavior obeys to
the same statistical law independently of the conducting device material. It has been ﬁrst
measured by J.B. Johnson in 1928 at Bell Labs. Based on his measurements, his colleague H.
Nyquist proposed a ﬁrst derivation of thermal noise based on thermodynamics and statistical
mechanics. The origin of this noise is the ﬂuctuation of the charge carriers velocity in a
conducting device due to thermal excitation. A simpliﬁed microscopic model of thermal
noise consists in assimilating the carriers in a conducting device to a Maxwell-Boltzmann
idealized gaz where particles exchange energy only by mutual collisions or thermally. The
random motion resulting from these collisions, called Brownian motion, is governed by the
equipartition theorem that relates the mean kinetic energy of each particle (carrier) to the
ambiant temperature as
1
2
mv2 = 1
2
kT, (3.12)
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where m is the particle mass, v is its velocity, k is the Boltzmann constant and T is the absolute
temperature.
Consider a conductive device, depicted in Fig. 3.6, with a gap L, a section A, a resistance R and
a carrier density n. The total current crossing this device can be expressed as
I = q · A ·n · v. (3.13)
Where v is the drift velocity of the carriers, along the axis perpendicular to the section A,
averaged over the total number of the carriers n · l · A. It can be expressed as
v = 1
n · l · A
∑
i
vi , (3.14)
where vi is the velocity of each particle. In this model, the ﬂuctuation of v is the physical
phenomenon behind the thermal noise. The carriers velocities are independent from each
other, hence the autocorrelation function of v can be expressed as
Rv (t )= 1
(n · l · A)2
∑
i
Rvi (t ). (3.15)
Each carrier conserves the same velocity until it collides with another carrier. The velocities
before and after collision are uncorrelated. Let τc be the relaxation time related to the collisions.
The probability that the carrier does not collide with another one during t is given by e−
t
τc .
Hence, the autocorrelation function can be expressed as
Rvi (t )= v2 ·e−
t
τc . (3.16)
The current autocorrelation function can now be expressed using (3.12)(3.15)(3.16). The
current noise PSD is given by its Fourier transform as
SI ( f )= 2 ·k ·T q
2 ·n · A ·τc
l ·m ·
1
1+ (2π f τc )2
. (3.17)
The resistance is deﬁned by R = lσ·A , where, in the device physics, the conductivity σ is given
by σ= q ·n ·μ and the mobility μ is deﬁned by μ= q τcm . Hence, the unilateral expression of the
current thermal noise PSD crossing the resistance R is expressed as
SI ( f )= 4kT
R
· 1
1+ (2π f τc )2
. (3.18)
Note that f τc  1 for conventional electronic circuits and the expression simpliﬁes to 4kTR .
The corresponding voltage ﬂuctuation has a PSD given by:
SV ( f ) 4kTR. (3.19)
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The thermal noise of a resistor is modeled at the circuit level by a noise current source in
parallel to the ideal resistor with a current noise PSD of 4kTR . It can be also modeled by a
voltage source with a noise PSD of 4kTR in series with the ideal resistor as shown in Fig. 3.7(a).
kT/C noise
kT /C noise is the name commonly given to the ﬂuctuation of the voltage across a capacitor
as a result of the thermal noise originating from a resistive element connected to one of its
terminals as shown in Fig. 3.7(b). Consider a capacitor C connected in series to a resistor R.
The thermal noise originating from the resistor can be modeled by a voltage source with a PSD
4kTR low pass ﬁltered by the RC linear circuit. The noise variance of the voltage across the
capacitor (VC ) can be calculated as
V 2C =
∫∞
0
4kTR
1+ (2π f RC )2 =
kT
C
. (3.20)
This same result can be obtained using the equipartition theorem. The RC circuit can be
considered as a thermodynamically closed system with only one degree of freedom. The
energy stored at the capacitor si given by 12CV
2. Hence
1
2
CV 2C =
1
2
kT, (3.21)
which results in the same expression obtained in (3.20).
MOS transistor thermal Noise
Thermal noise in MOS transistors can be derived using the thermal noise model of a resistor
described above. In the EKV model [67], the thermal noise is derived as follows. Each slice Δx
of the MOS transistor channel is considered to have a local resistance ΔR. Its thermal noise is
modeled by a current source ΔIn with a PSD 4kT /ΔR. The contribution of this current noise
source to the total drain current can be expressed as
ΔSID =G2 ·ΔR ·4kT, (3.22)
where G is the local transconductance associated to local interface charge density Qi corre-
sponding to the slice Δx. It is expressed as
G = μW |Qi |
L2
, (3.23)
with W and L being the gate width and length and μ, the carriers mobility.
The resistance of the channel slice Δx can be expressed as
ΔR = Δx
μW (−Qi )
. (3.24)
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Hence, the total current noise PSD can be expressed as
SID = 4kT
μ
L2
∫L
0
(−Qi )dx = 4kT μQI
L2
, (3.25)
where QI is the total inversion charge. Using the EKV formalism [67], the current PSD further
simpliﬁes to
SID = 4kTγGm , (3.26)
where Gm the gate transconductance of the transistor and γ is denoted the thermal excess
noise factor and given by
γ=
⎧⎨
⎩
1
2n in weak inversion and saturation,
2
3n in strong inversion and saturation,
(3.27)
where n is the EKV model parameter named the slope factor [67].
VG
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Figure 3.7: Thermal noise source model for a MOS transistor and a resistor (a) and kT/C noise
mechanism (b).
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3.4.2 1/f and RTS Noise
The noise obeying the inverse frequency power law exists in practically all electronic and
optoelectronic devices in addition to the thermal and quantum noise (shot noise). This noise
has been well characterized over decades of cumulated experimental data. However, the exact
mechanism of this low frequency noise is still a matter of debate and its exact origin is still
not precisely identiﬁed. In electronic devices, the low frequency noise is denoted 1/ f noise or
ﬂicker noise. The most common physical model of the 1/ f noise relates its origin to defects
resulting in alternate capture and emission of the charge carriers causing a ﬂuctuation of the
device conductance [68, 69].
For MOS transistors, the 1/ f noise physical models are historically based on two approches,
the mobility ﬂuctuation and the carrier number ﬂuctuation [67]. The mobility ﬂuctuation
model has been ﬁrst introduced by Hooge [70]. This model suggests that the 1/ f like ﬂuctua-
tion of the MOS device conductance is a result of the mobility ﬂuctuation of the free carriers
present in the device conducting channel. The carrier number ﬂuctuation model has been
ﬁrst promoted by McWhorter [71]. It relates the 1/ f noise in MOS transistors to a process of
generation-recombination between the carriers in the conduction band of the MOS channel
and the traps located at the silicon oxide layer. A long debate lasted for years between the
two schools of thought while other works tried to present theories reconciliating both models
[72, 73].
Random telegraph signal (RTS) noise is the name commonly used to designate the ﬂuctua-
tions resulting from the process of capture and release of carriers by a single trap. This noise
mechanism results in a discrete switching of the device conductance that manifests it self by
switching events of the drain current between two or more states [68].
Advances in the process technologies allowed manufacturing tiny MOS transistors with deep-
sub-micron gate widths and lengths featuring single traps. The study of tiny transistors
featuring RTS noise showed that the drain current switching events correspond exactly to the
carriers emission and release and bias voltage dependence of the this phenomenon allows the
calculation of the distance separating the conducting channel from the traps in the insulator
as well as their lateral position in the channel [74, 75, 76, 77]. The depths of the traps have been
estimated to be in the order of a few nm [74] which allows tunneling between the inversion
layer and traps in the insulator.
The following is a brief review demonstrating that the RTS noise gives a plausible insight on
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the microscopic nature of the 1/ f noise.
The starting point is the modeling of the random switching process caused by a single trap.
The MOS transistor drain current switches between two states denoted capture and release,
respectively. These two states are characterized by two relaxation times denoted τc and τr . The
probability density per unit time to switch from one state to the other is considered uniform
and thus given by 1τc and
1
τr
, respectively.
The autocorrelation of the switching process of the current is the key element to derive the
noise PSD of the RTS noise caused by a single trap. Consider that the transitions between
capture and release states cause the number of trapped carriers N (t) to switch between 0
(release state) and 1 (capture state), Given that N (t ) can only take two possible values (0 and
1), the autocorrelation R(t ) of this random process can be expressed as:
R(t )= Pc ·Pc,c (t ), (3.28)
where Pc is the probability of being in the capture state at any given time, and Pc,c (t ) denotes
the probability of being a the capture state at t given that the initial state is the same (An even
number of transitions between times 0 and t ).
We start by deriving Pc,c (t ). Based on the assumptions mentioned above, the probabilities to
switch from capture and release states during dt are given by dtτc and
dt
τr
, respectively. Hence
Pc,c (t +dt ) can be expressed as:
Pc,c (t +dt )= Pc,c (t )(1− 1
τc
)+ (1−Pc,c (t )) 1
τr
, (3.29)
This differential equation leads the expression of Pc,c (t +dt ) as
Pc,c (t )= τc
τr +τc
+ τr
τr +τc
exp
(
−τc +τr
τc ·τr
t
)
. (3.30)
Pc can be derived in the same way by substituting Pc by Pc,c (t ) in (3.29). Note that Pc is time
invariant, hence, in this case (3.29) simpliﬁes to
Pc = τc
τr +τc
. (3.31)
The autocorrelation can be derived fron (3.28), (3.30) and (3.31) and used with the wiener
khintchine theorem to derive the RTS noise PSD as
SRTS( f )= 4
∫∞
0
R(t )cos(2π f t )dt = P2c
4τc
1+ (2π f τc )2
(3.32)
The probability that single trap is in the capture or release states can be calculated using the
grand partition function leading to the expression of the ratio between capture and release
rates as
Pc = 1−
(
1+ g ·exp(E −EF
kT
)
)−1
, (3.33)
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where g is the degeneracy factor of the trap, E is the energy that marks the Fermi level EF at
which the trap makes the transition to the capture state.
τc depends, at a given temperature, on the depth of the trap in the oxide and the energy of the
trap. The PSD of the noise caused by all the traps in the silicon oxide is obtained by integrating
3.32 over all the energies E and τc in the gate oxide volume.
The carrier capture is supposed to occur by a charge tunneling from the inversion layer of the
MOS transistor to the trap through an insulator (silicon oxide). Hence, if the trap is located at
a distance r from the interface, the capture time constant τc can be expressed as [78]:
τc = τ0 ·e
r
λ , (3.34)
where τ0 is considered to be a constant and λ is the tunneling attenuation distance ( 0.1nm)
[79].
It is not easy to determine the spatial distribution of traps with a given energy in the oxide
[80]. In order to give a simple example, we consider that the traps are uniformly distributed
between depths r1 and r2 in the oxide corresponding to the capture time constants τc1 and
τc2. We also consider a uniform distribution over a range of possible trap energies. In this
simpliﬁed model, the total noise resulting from the traps located between the depths r1 and r2
in the oxide has a PSD density per unit area of the gate oxide that can be derived by integrating
(3.32) over the trap energies E and depths r which results in:
SΣRTS( f )= k ·T ·λ ·Nt · 2
π
· arctan(2π f τ2)−arctan(2π f τ1)
f
 k ·T ·λ ·Nt
f
. (3.35)
where Nt is a constant in (eV −1 ·m−3) including all the constants of integration. Nt is referred
to as the oxide trap density, it is obtained by measurements and takes values in the range of
1016 to 1017 eV −1 · cm−3 at room temperature. The effect of the arctan function is very weak
for frequencies verifying 1τc1  f 
1
τc2
. which results in a noise PSD proportional to 1/ f . But
when the frequency tends to zero, the arctan term sets the PSD to a constant value instead of
diverging to inﬁnity if only a 1/ f behavior is assumed, which is physically more plausible.
The trapping mechanism discussed above results in a ﬂuctuation of the number of charges in
the channel and also a variation of the surface potential in the MOS transistor channel. For
a MOS transistor with a gate width W and length L, the PSD of the noise resulting from the
ﬂuctuation of the number of carriers in the channel can be calculated from (3.35) as
SN ( f ) k ·T ·λ ·Nt ·W ·L
f
. (3.36)
It is generally agreed that this variation of the number of trapped charges induces correlated
ﬂuctuation of the channel carrier number and mobility [69]. The derivation of the drain
current noise associated with these variations is performed by relating the drain current
variation to the channel carriers mobility and number ﬂuctuation. Both the Berkeley Short-
channel IGFET Model (BSIM), and EKV [72, 67] formalisms lead to equivalent gate referred
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Figure 3.9: Typical example of a device featuring current shot noise. The individual charge
carriers constituting the current I cross the barrier between the two regions of the device at
random moments.
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Figure 3.10: (a) The evolution, in time, of the number of cumulated charge carriers crossing
the barrier nc (t ). nc (t ) shows a behavior similar to the "drunken man’s walk". (b) The current
measured at t as the number of charges crossing the device in the time interval [t , t+h[, n(t ,h),
divided by h.
1/ f noise expressions. In the EKV model, it is expressed as
SVg ( f )=
q2 ·k ·T ·λ ·Nt ·KG
C2ox ·W ·L · f
, (3.37)
where KG is a bias dependent parameter close to unity when the transistor is operating in the
weak and moderate inversion regime. Otherwise, it increases with the inversion coefﬁcient. In
the BSIM model Nt is denoted A or Noi A.
3.4.3 Leakage Current Shot Noise
Current shot noise
The shot noise originates from the quantized nature of charge constituting the current. For
electronic devices, it has been ﬁrst revealed in vacuum tubes by Walter Schottky in 1918. The
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Figure 3.11: The square function s(t ,h) used to deﬁne the measured current at t by counting
the charges crossing the device in the interval [t , t +h[ (a) and the autocorrelation function
corresponding to s(t ,h)) (b).
shot noise appears as a ﬂuctuation of a steady current ﬂow crossing a barrier between two
regions (materials). This steady current is the result of independent individual and discrete
charge carriers motion. The shot noise does not appear in resistive devices since the charge
carriers are not independent form each other. As discussed previously for the photon shot
noise. This noise is the result of the fact that the number of particles crossing the barrier
between two regions, per unit time, behaves as a Poisson process. In other words, the variance
of the ﬂuctuation of the number of particles crossing the barrier per unit time is simply given
by their average number.
The current ﬂowing through the device depicted in Fig. 3.9 is a series of discrete events. Charge
carriers cross the barrier between the regions of the device at random instants ti . Fig.3.10(a)
depicts the evolution, in time, of the number of cumulated charge carriers crossing the barrier
nc (t ). nc (t ) shows a behavior similar to the "drunken man’s walk". In a time interval [t ; t +h[,
the number of charges crossing the barrier is expressed as
n(t ,h)= nc (t +h)−nc (t ), (3.38)
Since the number of charges crossing the barrier during a given time interval is a Poisson
process as discussed above, the variable n(t ,h) veriﬁes the following properties:
First, for a given (t ,h), the average and variance of the variable n(t ,h) are equal and depend
only on the duration h. These statistical values can be related to the mean (dc) current crossing
the device I0 as
Var [n(t ,h)]= E [n(t ,h)]= h · I0
q
. (3.39)
The second property is related to the independence of the charge carriers from each other.
This implies that the number of charge carriers crossing the barrier in a time interval [t ; t +h]
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is uncorrelated with the number crossing it during [t +τ; t +τ+h] if τ is higher than h.
The current crossing the device at t is ideally given by
I (t )= q · lim
h→0
n(t ,h)
h
. (3.40)
Practically, the current at an instant t can be measured in a discrete way by counting the num-
ber of charge carriers crossing the device during a period h as n(t ,h)h as shown in Fig. 3.10(b).
The current in the time interval [t ; t +h[, denoted I (t ,h), is then given by
I (t ,h)= q ·n(t ,h) · s(t ,h), (3.41)
where s(t ,h), shown in Fig. 3.11(a), is the square function taking 1/h between t and t +h and
zero elsewhere. We are now interested at deriving the autocorrelation of the current I (t ,h)
measured in the interval [t ; t +h[. The autocorrelation can be calculated as
RI (τ,h)= q2 ·E [
∫+∞
−∞
n(t ,h)s(t ,h)s(t+τ,h)dt ]= q2 ·
∫+∞
−∞
E [n(t ,h)]s(t ,h)s(t+τ,h)dt . (3.42)
Using (3.39), this equation simpliﬁes to
RI (τ,h)= q · I0 ·h ·Rs(τ,h), (3.43)
where Rs(τ,h) is the autocorrelation function of s(t ,h) depicted in Fig.3.11(b). Finally the
noise PSD of the current I (t ,h) can be calculated using the Wiener-Khintchine theorem as the
Fourier transform of RI (τ,h). Knowing that
F {Rs(τ,h)}( f )= 1
h
· (sinc(π f h))2 , (3.44)
where sinc(x)= sin(x)x . The bilateral PSD of I (t ,h) ﬂuctuation is expressed using 3.43 and 3.44
and multiplying by 2 as
SI ( f ,h)= 2 ·q · I0 ·
(
sinc(π f h)
)2 . (3.45)
As the current I (t ) is deﬁned as the limit when h tends to 0, one can conclude that PSD of the
ideal current I (t ) tends to a white PSD expressed as
SI ( f ) 2 ·q · I0. (3.46)
Leakage current shot noise
The leakage is the charge transport observed in depleted regions or through insulators in
electronic devices. In the context of CIS, the most sensitive part to such a phenomena is the
sense node. At the level of the pixel sense node, one can distinguish two main leakage current
mechanisms depicted in Fig. 3.12. The ﬁrst originates from the generation recombination
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Figure 3.12: The leakage current sources taking place at the level of the sense node of a CIS
pixel.
mechanisms in the depleted region of the pn junctions connected to the sense node and
particularly the ﬂoating diffusion. This leakage current mechanism is identical to the one
behind the dark current generation in the depleted region of PPD. The second mechanism
behind the sense node leakage current is the charge tunneling through the gate dielectric of
the readout transistor. Indeed, the thickness of the gate oxide in modern CMOS processes
gives rise to this phenomenon that ﬁnds its physical model in quantum mechanics.
The junction leakage current ﬂows between the sense node and the bulk connected to the
ground. The tunneling current separates in three components ﬂowing between the gate and
each one of the readout transistor terminals, namely, the source, the drain and the bulk.
Each of these leakage current mechanisms corresponds to individual charge carriers crossing
a barrier between two materials. Hence they result in a shot noise as described above. Conse-
quently, the shot noise PSD and variance are directly linked to the leakage current mean value.
Quantifying the average current allows calculating the variance of the leakage current shot
noise.
The simulated average leakage current at the level of the sense node for technology nodes
above 130nm is below 0.001 e− for a time lapse between the reset and the transfer samples of
10μs. Hence, for these technology nodes, the leakage current shot noise is complectly negligi-
ble. The leakage current associated to the tunneling through the in-pixel amplifying transistor
depends exponentially on the gate oxide thickness. Hence for more advanced technologies,
the leakage current increases by several orders of magnitude and could become a limiting
factor for noise. This point will be discussed in Chapter 9.
3.5 Fixed Pattern Noise
The noise sources presented above are random ﬂuctuations in time. The ﬁxed pattern noise
(FPN) is rather a spatial variation over the pixels array. The spatial variation is random from
chip to chip but correlated in time for each chip. Hence It is a noise that can be compensated
by means of image post processing. The main origins of FPN are pixel-to-pixel photo response
non uniformity (PRNU), column level gain variation and offset spatial variation. The gain
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variation dominates in the presence of a high signal level and the offset variations dominate
the FPN in low light conditions. Hence, the FPN can be categorized in spatial gain variation
and offset spatial variation.
Consider an image sensor pixel array exposed to a uniform light intensity. The signal at the
output of each pixel can be expressed as
Vout(t )= ACG ·N (t )+VTRN (t )+Vo f f , (3.47)
where ACG is the overall conversion gain of the readout chain, N (t) the number of photons
integrated by the pixel PPD and transferred to its sense node. VTRN (t) is the temporal read
noise, Voff is the residual offset voltage (constant in time), remaining after the CDS, that can
originate for instance from the charge injection caused by the transfer gate at the level of the
sense node . Let’s consider that each pixel is read several times for the same amount of light
intensity corresponding to an average of N photoelectrons. In this case the temporal average
of the signal at the output of each pixel cancels the temporal read noise and the temporal
average output signal of each pixel can be expressed as
Et [Vout]= ACG ·N +Vo f f , (3.48)
where Et [] denotes the average over time for a single pixel.
The ﬁxed pattern noise originates from the spatial variation of ACG under an amount of light
high enough and it is dominated by the spatial variation of Vo f f under low light conditions.
The spatial variance over the pixels array of the temporal average of the signal is expressed as:
Vars[Et [Vout]]= Vars[ACG]
A2CG
·Est [Vout]2+Var [Vo f f ], (3.49)
where Vars[] denotes the spatial variance (variations over the pixels) and Est [] denote the
average over time and space.
This equation can be used to characterize the FPN in CIS. the characterization requires several
image cubicals obtained at different exposure times or lighting levels. Each cubical consists
in consecutive images while all the pixels are uniformly exposed to the source of light. The
cubical allows computing the average values over time for each pixel and then the spatial
variance over the pixels. A single variance and average values are then obtained for each
cubical. Representing the variance values obtained for different exposures as a function of the
corresponding squared average values yields in a linear curve determining the gain variance
by its slope and the offset variance by its origin. Chapter 7 shows a practical example on a VGA
imager.
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3.5.1 Spatial Gain Variation
The spatial gain standard deviationσACG is expressed as a percentage of the average conversion
gain as
σACG =
√
Var [ACG]
A2CG
. (3.50)
This spatial variation is due to the pixel-to-pixel non uniformity and column level gain non
uniformity.
The vertical gain mismatch originates from the gain variation of the column level ampliﬁers
and results in vertical lines over the image. It is very easy to recognize for the human eye which
makes it critical for the image quality. The column level gain is generally implemented with
switched capacitor ampliﬁers. Hence this gain spatial variation is mainly due to capacitors
mismatch. In order to implement high gain levels, small feedback capacitors are needed which
make their mismatch the main source of vertical spatial noise. Typical values of this mismatch
standard deviation are of the order of 0.1% [81].
The pixel-to-pixel non uniformity is not easy to recognize with the human eye for a single
image since it cannot be easily distinguished from the photon shot noise and the temporal
read noise. The pixel-to-pixel non-uniformity can have multiple origins. the ﬁrst comes from
the PPD that may suffer from a spatial variation of the quantum efﬁciency, pin voltage or the
full well capacity. These effects dominate at high levels of illumination. The second source
is the conversion gain mismatch. The latter can be the result of the sense node capacitance
variation which can be due to the spatial variation of sense node junction, the reset at transfer
gates overlap capacitances with the sense node and the source follower transitory intrinsic and
extrinsic [67] parameters. Typical values of this standard deviation are of the order of 0.5% [81].
3.5.2 Offset Variations
Themain sources of offset are the transistors located in the pixel and the column level ampliﬁer.
The column level ampliﬁer auto-zeroing and the double sampling readout scheme reduce
efﬁciently the offset of the in-pixel source follower stage as well as the column level ampliﬁer.
Offset can also be related to the nonidealities of the switches connected to the sense node.
Indeed the transfer gate and reset switches introduce a clock feedthrough resulting in a charge
injection into the sense node. The injected charge ΔQ can be generally expressed as
ΔQ = Cov ·CSN
Cov +CSN
ΔVG CovΔVG , (3.51)
where CSN denotes the total sense node capacitance. Cov is the overlap or coupling capaci-
tance between the transfer or reset gates and the sense node. ΔVG is the amplitude of pulse
applied at the level of the reset of transfer gates. For the transfer gate, the charge injected at
sense node when the transfer gate voltage switches between low and high level is compensated
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Figure 3.13: Signal and different noises level as a function of the number of photoelectrons.
by the one injected when the latter goes back from high to low level. The charge injected after
the reset is canceled with the sampled reset noise thanks to the double sampling scheme. In
the case of a high in pixel gain (common source based conﬁguration) [8], the charge injected
in the sense node after the reset can introduce an offset even with CDS. Indeed, the spatial
variation of the reset switch may cause a spatial variation of the sense node reset level witch
results in pixel gain variation.
3.6 Discussion
The different noise sources presented in this chapter affect the CIS SNR differently depending
on the number of input photons and consequently on the lighting conditions of the image. In
order to illustrate this effect, we calculate a simpliﬁed formula of the CIS readout chain SNR.
The latter can be expressed as
SNR(N )= 10Log
[
N2
σ2Sh +σ2D +σ2T +σ2F +σ2R
]
. (3.52)
N denotes the average number of photoelectrons generated in the PPD. The denominator of
this expression includes all the noise sources discussed in the previous sections where each is
presented by an input-referred standard deviation expressed in e−rms. σSh presents the photon
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Figure 3.14: Evolution of the CIS readout chain SNR as a function of the number of photoelec-
trons.
shot noise standard deviation which is expressed as
σ2Sh =N . (3.53)
σD presents the dark current shot noise
σ2D =ND. (3.54)
where ND is the average number of electrons generated by the dark current in the PPD for a
given integration time.
σT presents the standard deviation of the transfer noise. The transfer noise is expressed as a
shot noise related to the charge transfer inefﬁciency (CTI) also referred to as the lag. Hence
σ2T =CT I ·N . (3.55)
σF represents the standard deviation of the input-referred FPN. We consider the offset spatial
noise negligible (dark ﬁxed pattern noise). σF can be expressed as
σ2F =σ2ACG ·N2. (3.56)
Finally, σR represents the total input-referred read noise, expressed in e−rms, including the
thermal, 1/ f and shot noise causing random ﬂuctuations in the electronic readout circuitry.
Fig. 3.13 shows in dB the level of the signal as well as the different noises presented above
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as a function of the input number of photoelectrons for typical values of the dark current of
0.1 e−rms, a CTI of 0.1%, a FPN corresponding to a σACG of 1%. Fig. 3.13 shows that the signal
level depending noises, namely the photon shot noise and the FPN dominate the noise at high
signal level. Indeed the photon shot noise dominates in the mid range signal level and the FPN
in higher signal levels if the sensor is not already saturated. At low signal level, the importance
of a low readout noise is shown by the curves corresponding to the two read noise levels of 10
and 1 e−rms. In order to compare with respect to the signal, Fig. 3.14 shows the SNR as a function
of the number of input photoelectrons for a dark current of 0.1 e−rms for the integration time, a
CTI 0.1%, a FPN corresponding to a σACG of 1% and a read noise from the ideal σ
2
R = 0e−rms
to σ2R = 12e−rms. From Fig. 3.14, one can distinguish, as mentioned above, three areas of noise
dominance. At low light level, the read noise appears as the dominant noise source and the
SNR is sensitive to the read noise only in this region. For a number of input photoelectrons
about ten times higher than the read noise level, the photon shot noise dominates. Thus, CIS
featuring extremely low read noise levels are called shot noise limited image sensors. Such
condition becomes valid for a read noise in the subelectron level as shown by Fig. 3.14. When
the imager is exposed to a high light intensity, the FPN appears as the dominant noise source
limiting the SNR if the sensor is not already saturated.
The above discussion shows that the electronic read noise is the bottleneck for ultimate low-
light performance in CIS. The following Chapter will focus on the detailed analytical evaluation
of the term σR .
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4 Detailed Noise Analysis in Low-Noise
CMOS Image Sensors
Based on the fundamental background of the different noise sources presented in the previous
Chapter, a noise analysis for CIS readout chains is presented. It starts by a preamble recapitulat-
ing the impact of the different noise sources on the signal path of a CIS and pointing-out, based
on quantitative values from state-of-the-art low noise CIS, the electronic readout noise as the
main contributor. A detailed analysis of the 1/ f noise, thermal noise, and leakage current
shot noise is then presented for readout chains based on the two possible pixel conﬁgurations,
namely, the common source and source follower topologies. These two conﬁgurations are
then compared.
4.1 Preamble
Fig. 4.7 shows the schematic of a conventional low-noise CIS readout chain. The correspond-
ing timing diagram is shown in Fig. 4.1. It also shows the potential proﬁle across the PPD, the
transfer gate (TX) and the sense node (SN) during the three phases of operation: the integra-
tion, the reset and the transfer phases. During the integration time, the PPD accumulates the
electrons generated by the incident photons. During the readout, the pixel is connected to the
column through the row selection switch (RS) then the reset switch (RST) is closed in order to
set the SN voltage higher than the pinning voltage of the PPD. The voltage level at the SN after
the reset is read with the in-pixel source follower (SF) and sampled onto the end of the readout
chain. The potential barrier between the PPD and the SN is controlled by the transfer gate
(TX). When the barrier is lowered, the charges accumulated in the PPD are transferred to the
SN. The SN voltage level after the transfer is sampled at the output of the readout chain. The
reset and transfer samples are then differentiated. This operation is called correlated double
sampling (CDS) [35].
Fig. 4.1 depicts also the different noise sources affecting the signal in the CIS apart from the
photon shot noise. During the integration, the charge originating from thermal generation of
electron-hole pairs in the depleted region of the PPD (the dark current) can corrupt the signal.
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Figure 4.1: Timing diagram of the conventional CIS readout chain with noise mechanisms
affecting the signal at the PPD and the readout chain levels.
In state-of-the-art CIS, the dark current in PPDs has been reduced to a few e−/s. Hence, for
exposure times below hundreds of ms the dark current can be neglected.
The reset of the SN leaves a kTC noise charge held at the SN capacitance. This noise is as high
as several electrons in the case of a SN capacitance of a few fF. But for 4T pixels, it is cancelled
thanks to the CDS readout scheme as depicted in the timing diagram of Fig. 4.1.
The charge transfer from the PPD to the SN can be affected by the noise related to the charge
deﬁcit due to incomplete transfer and lag [62]. Unlike the sampled reset kTC noise, this noise
is not cancelled by the CDS. The charge transfer noise has been extensively studied for CCDs
[63, 64] because an efﬁcient charge transfer is crucial in such devices. But this issue has not
been discussed as much for the case of 4T pixels [62]. This is likely due to the fact that only
one transfer is needed, and the noise is believed to be dominated by the photon shot noise, at
high signal level, or by the read noise at low light. In state-of-the-art CIS with 4T pixels, values
of lag as low as 0.1% have been reported. Thus the lag can be neglected compared to the read
noise in the low light context. The transient noise related to the lag is believed to behave as a
shot noise [62] similarly to buried channel CCDs [64]. But with a lag below 1%, this noise can
be neglected in low light conditions.
Finally, the readout of the SN reset and transfer voltages is affected by random ﬂuctuations
due to the readout chain noise. Starting with the in-pixel SF and noise coupling of the (TX) and
(RST) lines with the SN, the power supply noise, and ending with the column level circuitry
and analog-to-digital converters (ADCs). The column level ampliﬁcation is introduced in
order to minimize the contribution of the next circuit blocks to the input-referred total noise,
e.g. buffers, sample-and-holds, and ADC. The column level ampliﬁer also limits the bandwidth
in order to minimize the thermal noise [9]. A switched capacitor ampliﬁer is usually used. An
auto-zero (AZ) is performed in order to reset its feedback capacitor and reduce its offset and
1/ f noise [35]. When the AZ switch is opened, the noise is sampled at the integration capacitor
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Figure 4.2: Signal processing block diagram used for the noise analysis showing the signal and
noise paths.
and transferred to the output. This sampled noise is also canceled thanks to the CDS since it
is common to the reset and transfer samples as depicted in Fig. 4.1. Low noise CIS readout
chains may also include correlated multiple sampling (CMS) that can be implemented with
analog circuitry [82, 49] or performed in the digital domain after the ADC [7]. CMS consists in
averaging M samples after the reset and M other samples after the transfer with a sampling
period TS, then calculating the difference between the two averages.
With careful design, the readout noise originating from the pixel and column-level ampliﬁer
are the dominant noise sources in CIS. A detailed noise analysis of the readout noise is there-
fore necessary in order to determine the key design and process parameters that can be used
for further noise reduction.
It has been shown, in the previous section, that among the different noise sources in CIS
readout chains, the read noise originating from the MOS transistors of the readout chain
remains the bottleneck for ultimate sensitivity. In this Chapter, a detailed noise analysis is
presented. The analysis comprises modeling as signal processing blocks of the different stages
of the CIS readout chain, namely, the pixel, the column level ampliﬁcation and CMS. The
analytical calculation leads to simple equations of the input referred 1/ f noise, thermal noise,
and leakage current shot noise. The Chapter starts by detailing the noise calculation method-
ology, then the impact of CMS on noise is studied in order to derive the transfer function of
CMS. Then, two pixel conﬁgurations are studied and compared (from the noise perspective),
namely the source follower based pixel and the common source (CTIA) based pixel.
4.2 Noise Calculation Method
In the following analysis, it is assumed that the noise sources of the different devices are
statistically independent and hence uncorrelated. The transfer function from each noise
source to the output is ﬁrst calculated. The total output referred noise variance is then given
by the sum of all variances corresponding to each noise source. The 1/ f noise, thermal noise,
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and leakage current shot noise are analyzed separately in order to clarify their relative impact
on the output-referred noise.
In low noise CIS readout chains, column level ampliﬁcation is generally implemented between
the pixel stage and the next stages like CDS/CMS and ADC. With enough column-level gain
and careful design the kTC noise of the sampling stages and the quantization noise of the ADC
can be made negligible compared to the noise originating from the pixel and ampliﬁcation
stages. The reset kTC noise sampled at the SN and the noise sampled at the input capacitor of
the column-level ampliﬁer after auto-zeroing and transferred to the output can be canceled
efﬁciently thanks to the double sampling scheme of CIS readout chains. Hence, only two
dominant noise sources are considered, namely, one from the in-pixel amplifying transistor,
and one from the column ampliﬁer. The noise originating from the bias circuits and from the
power supply can be included into these two noise sources. For the 1/ f noise, the column-
level ampliﬁer contribution is not included since it can be made negligible by designing the
column-level saturated transistors to have gate areas much larger than the in-pixel amplifying
transistor.
Fig. 4.2 shows the signal processing block diagram used for the noise analysis. The input signal
of the CIS readout chain is the charge transferred to the sense node. The PPD is hence modeled
as a current source pulse injecting the charge accumulated during the integration phase in
the sense node capacitance when the transfer gate is opened. The signal transfer function is
ﬁrst calculated in order to determine the overall conversion gain of the readout chain. The
pixel signal transfer function relating the column level voltage to that charge pulse is denoted
Hpix( f ), its magnitude corresponds to the pixel conversion gain denoted ACG. The transfer
functions of the column-level ampliﬁer and the correlated multiple sampling are denoted
respectively HA( f ) and HCMS( f ) respectively. For the readout circuit, the noise mechanism is
better described as a current or voltage ﬂuctuation. Thus, the readout noise is calculated at
the output of the signal path as a voltage using the noise transfer functions, then referred to
the input as a charge after division by the gain of the signal path, namely the pixel conversion
gain ACG and column level ampliﬁer gain Acol. Thus, the variance of the input-referred noise
originating from the pixel can be expressed as
Q2pix =
1
A2CG · A2col
·
∫∞
0
Sn,pix( f ) · |Hn,pix( f )|2 · |HA( f )|2 · |HCMS( f )|2d f , (4.1)
where Sn,pix( f ) refers to the PSD of the current noise source modeling the noise sources at the
pixel-level readout circuitry, and Hn,pix( f ) represents the transfer function from that source to
the column voltage.
Similarly, the variance of the input-referred noise originating from the column-level ampliﬁer
circuitry can be expressed as
Q2A =
1
A2CG · A2col
·
∫∞
0
Sn,A( f ) · |Hn,A( f )|2 · |HCMS( f )|2d f , (4.2)
where Sn,A( f ) refers to the PSD of the current noise source modeling the noise sources at the
column-level readout circuitry, and Hn,A( f ) represents the transfer function from that source
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Figure 4.3: Timing diagram of the an M-order CMS showing the M samples at the ﬁrst and
second voltage levels.
to the output of the column-level ampliﬁer.
As mentioned above, these independent noise sources are uncorrelated. Thus the total input-
referred noise charge variance of the readout chain can be expressed as
Q2n,tot =Q2n,pix+Q2n,A. (4.3)
4.3 Impact of CMS on Noise
Fig. 4.3 recalls the principle of CMS. It consists in averaging M samples of the sense node
reset level voltage and M other samples of the voltage level after transferring the accumulated
charge from the PPD to the sense node. The difference between the second and ﬁrst averages
corresponds to the signal voltage proportional to the transferred charge. The main practical
implementations of CMS are depicted in Fig. 4.4 and Fig. 4.5. CMS can be performed in the
analog domain using sample and holds as shown in Fig. 4.4. This can be implemented using a
passive switched capacitors (SC) network or by using an active SC integrator [49]. The CMS
can also be performed in the digital domain using registers [50, 7] as shown in Fig. 4.5. Note
that both implementations require sample and hold stages with a sampling period of 2MTS,
where TS is the duration between samples. TS is set to give the signal enough time to settle
between two adjacent samples. The sample and hold process can be mathematically modeled
in the time domain by a multiplication by a Dirac trail convoluted with a zero order hold. In
time domain, the sampled low-pass-ﬁltered signal can be expressed as
VSH(t )= h(t )∗
+∞∑
n=−∞
δ(t −n ·2MTS) ·VLP(t ), (4.4)
where h(t ) is the rectangular function that takes a unity value in [0,2MTS] and zero elsewhere.
The signal at the output of the CMS can then be expressed in time domain as
VCMS(t )=VSH(t )∗ 1
M
M−1∑
k=0
δ(t −kTS)−δ(t − (k+M)TS). (4.5)
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Figure 4.4: Implementation of the CMS in the analog domain.
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VCMS(t)ADC
Sample & Hold
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Figure 4.5: Implementation of the CMS in the digital domain.
In order to investigate the impact of correlated sampling on noise, a noise source with a PSD
Sn bandlimited at the ﬁrst order with a cutoff frequency fc is considered. The noise PSD at the
output of the CMS is obtained by transposing (4.5) in the Fourier domain
Sn,CMS( f )=
+∞∑
n=−∞
|Hn( f )|2 ·Sn( f − n
2MTS
), (4.6)
where
|Hn( f )|2 = sinc2(π f ·2MTS) · |HCMS( f − n
2MTS
)|2 (4.7)
and
|HCMS( f )|2 = 4
M2
· sin
4(πM f TS)
sin2(π f TS)
. (4.8)
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Figure 4.6: Plot of the squared absolute value of |HCMS( f )|2
The noise variance is obtained by calculating the total noise power. Based on the demonstra-
tion shown in AppendixA. The noise variance after performing the CMS can be calculated as
+∞∫
−∞
Sn,CMS( f )d f =
+∞∫
−∞
|HCMS( f )|2 ·Sn( f )d f . (4.9)
The term |HCMS( f )|2 representing the impact of correlated sampling on the noise PSD is
plotted in Fig. 4.6 for M ranging between 1 and 8. Notice that the area delimited by |HCMS( f )|2
is inversely proportional to M , therefore, the white noise variance at the output of the CMS
stage is inversely proportional to M . For all values of M , the CMS transfer function applies
a zeroing to the low frequencies. The area delimited by |HCMS( f )|2 reduces by increasing M
but the maximum of |HCMS( f )|2 gets closer to the vertical axis. Thus one can assume that
1/ f noise is also reduced by increasing the CMS order but this reduction reaches a limit for a
certain order M . These aspects are detailed analytically in the following section.
4.4 In-pixel Source Follower Based Readout Chain
Most of CIS readout chains are based on in-pixel source follower. This scheme offers a simple
design, a high dynamic range and simple reset robust against charge injection. It is so far
the most used in-pixel readout scheme. Fig. 4.7 shows the schematic of a conventional CIS
readout chain based on a PPD, an in-pixel source follower stage, column level ampliﬁcation
and correlated sampling. In this section, the signal path is ﬁrst analyzed in order to derive
the detailed expression of the overall conversion gain. Then a noise analysis is performed in
order the calculate the expression of the input-referred noise. The noise sources, namely, the
thermal noise, the 1/ f noise and the leakage current shot noise are analyzed separately.
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Figure 4.7: Conventional source follower based CIS readout chain.
4.4.1 The Conversion Gain
For each noise source, the variance at the output of the readout chain is ﬁrst calculated and
then referred to the input as a noise charge. Hence the pixel conversion gain is a key parameter
in the noise analysis. It is crucial to take into account the effect of parasitic capacitances
connected to the sense node. Indeed, these are the ﬁrst elements in the readout chain.
Fig. 4.8 presents a schematic of a 4T pixel section view showing all the parasitic capacitances
connected to the sense node. These include the overlap capacitances of the transfer and reset
gates CTov and CRov, respectively, the sense node junction capacitance CJ and the parasitic
capacitance related to the metal wires CW. These capacitances are independent from the
in-pixel SF. Their sum is deﬁned as
CP =CTov+CRov+CJ+CW. (4.10)
The pixel conversion gain can be calculated using a small-signal analysis of the pixel. The
pinned photo diode is modeled with a current source Iin(t ) injecting a charge Qin = Iin ·t in
the sense node. The transfer function of the pixel giving the expression of the column level
voltage induced by a charge injected in the sense node can be expressed using the simpliﬁed
small-signal circuit shown in Fig. 4.9. Assuming that gout,SF  Gm,SF, where gout,SF is the
output conductance of the source follower and Gm,SF its gate transconductance. The pixel
transfer function is given by
Hpix( f )= Vcol
Qin
= ACG
1+ j ffc,pix
, (4.11)
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Figure 4.8: Cross-section of a conventional 4T pixel showing the different parasitic elements
contributing to the sense node capacitance.
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Figure 4.9: Small-signal analysis of the CIS readout chain depicted in Fig. 4.7 showing the
different readout noise sources considered in the analysis.
where Qin = j2π f Iin, fc,pix = 12π
Gm,SF
Ccol·ACG·(CGS+CGD+CP) is the cut-off frequency of the in-pixel
source follower stage,Ccol is the column level capacitance,CGS andCGD are the gate-to-source
and gate-to-drain source follower capacitances, CP is the sum of parasitic capacitances due to
wiring, transfer gate, reset transistor and the n+ junction, and n is the slope factor of the source
follower transistor . In saturation, n = Gms,SFGm,SF where Gms,SF is the source transconductance of
the source follower transistor. The value of n ranges from 1.2 to 1.6 and slowly tends to 1 for
high VG [67]. The conversion gain corresponds to the dc gain of the pixel transfer function
Hpix( f ). It is given by
ACG =
1
n
CP+CGD+ (1− 1n )CGS
, (4.12)
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Figure 4.10: Numerical calculation of the parameter αth from (4.20) as a function of fc ·TS for
a simple CDS and CMS with different orders M .
This expression can be further detailed, by expressing the capacitances CGD and CGS as
functions of the source follower gate size and oxide capacitance density per unit area, as
ACG =
1
n
CP+Ce ·W + (1− 1n )(Ce ·W + 23Cox ·W ·L)
, (4.13)
where Ce is the extrinsic capacitance per unit width of the in-pixel source follower transistor.
It includes the overlap and fringing capacitances as depicted in Fig. 4.8. Cox is the SF oxide
capacitance per unit area.
4.4.2 Thermal Noise
The column level ampliﬁer has two main roles. The ﬁrst is the bandwidth control limiting the
thermal noise originating from the in-pixel source follower stage that has a large bandwidth.
The second is the introduction of a gain high enough to make the contribution of the next
stages to the total input-referred noise negligible. Under these assumptions only two thermal
noise sources are considered in this analysis as shown in Fig. 4.9: one originating from the
pixel and one from the column-level ampliﬁer. We also assume that the open loop gain of the
column-level ampliﬁer is provided by an OTA. The thermal noise of a MOS transistor operating
in saturation is modeled by a drain current source that adds to the signal. The in-pixel current
noise PSD is expressed as [67]
SID( f )= 4 ·k ·T ·γSF ·Gm,SF, (4.14)
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where Gm,SF is the gate transconductance of the in-pixel SF transistor, γSF is the excess noise
factor given by 2n3 , for a long-channel transistor biased in strong inversion [67]. Note than γSF
can also include terms representing the noise contribution of the current mirror used to bias
the SF transistor.
Based on the small-signal circuit depicted in Fig. 4.9, the transfer function of the noise origi-
nating from the in-pixel source follower referred to the column level is given by
Hn,pix( f )=
1
Gm,SF
ACG · (CGS+CGD+CP)
1+ j ffc,pix
. (4.15)
The column level ampliﬁer operates in two phases, auto-zeroing and ampliﬁcation. After
auto-zeroing, the noise frozen in the integrating capacitor Cin is transferred to the feedback
capacitor and to the output during the ampliﬁcation phase. This frozen noise is canceled
thanks to the action of the correlated double sampling at the output of the column ampli-
ﬁer. Thus, for noise calculation, we only need to consider the direct noise at the output of
the column ampliﬁer during the ampliﬁcation phase. The transfer function of the column
ampliﬁer when the auto-zeroing switch is opened is calculated based on the small-signal
circuit shown in Fig. 4.9. The column level gain is given by Acol = CinCf , where Cin and Cf are
respectively the integrating and feedback capacitors of the column level ampliﬁer. In order
to simplify the noise calculations, it is assumed that Acol  Gm,Agout ,A , where gout ,A and Gm,A are
the output conductance and the transconductance of the column level OTA. The zero of the
column ampliﬁer transfer function numerator is given by 12π
Acol·Gm,A
Cin
which is much higher
than the cutoff frequency as shown here after by (4.16). Hence its impact has been neglected.
The column ampliﬁer transfer function is then expressed as
HA( f )= −Acol
1+ j ffc,A
, (4.16)
where fc,A = 12π
Gm,A
(Acol+1)CL+Cin , Cin and CL are the column ampliﬁer integrating and load capaci-
tors.
At this point, the input-referred thermal noise originating from the pixel can be calculated
using 4.1. Similarly, the current noise PSD of the column-level ampliﬁer OTA is expressed as
SID( f )= 4 ·k ·T ·γA ·Gm,A, (4.17)
where Gm,A is the equivalent transconductance of the operational transconductance ampliﬁer
(OTA). γA is the excess noise factor of the OTA that takes into account the contribution of
all the saturated transistors of the OTA. Note that γA increases with the number of saturated
transistors of the OTA.
Using the small-signal circuit of Fig. 4.9, the transfer function for the noise originating from
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the column level ampliﬁer and referred to its output is given by
Hn,A( f )=
Acol+1
Gm,A
1+ j ffc,A
. (4.18)
At this point, the input-referred thermal noise contribution of the column-level ampliﬁer
can be calculated using 4.2. The two dominant pixel and column level noise sources are
uncorrelated, thus their noise PSDs add. Hence, the total input-referred noise charge variance
can be calculated using 4.3 as
Q2th =αth ·
kT
Acol ·C
(
γSFGm,A(CP+CGD+CGS)2
Gm,SF
+ γA
A2CG
)
, (4.19)
where C =CL + CinAcol+1 . αth is a unitless circuit design parameter reﬂecting the impact of CMS.
αth is given by
αth =
1
π fc
∫∞
0
4
M2
sin4(π ·M ·TS · f )
sin2(π ·TS · f )
· 1
1+
(
f
fc
)2 d f  2M . (4.20)
Fig. 4.10 shows αth, normalized to
2
M as a function of fc ·TS ( fc is the cutoff frequency of the
readout chain and TS the CMS sampling period). Note that for proper settling of the signal
between sampling instants, 2π· fc·TS has to be typically larger than 5 andunder such conditions
αth can simply be approximated by
2
M . This result can be interpreted otherwise without having
to go through the calculation. The CMS consists ﬁrst in averaging M uncorrelated samples
(thermal noise). Hence averaging the M uncorrelated samples would result in decreasing the
noise variance by 1/M . Differentiating the two uncorrelated averages of thermal noise would
double the noise variance. thus a CMS of order M results in multiplying the thermal noise
variance by a factor of 2M . Moreover, the expression of the input-referred thermal noise can be
further detailed by expressing the source follower capacitances aswell as the transconductance
as function of the gate width W and length L. Indeed, the gate to source capacitance can be
expressed when the transistor is saturated as the sum of the oxide intrinsic capacitance of the
transistor and the extrinsic capacitance density Ce due to the overlap and fringing:
CGS = 2
3
·Cox ·W ·L+Ce ·W, (4.21)
while the gate to drain capacitance can be simply expressed as
CGD =Ce ·W. (4.22)
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Figure 4.11: Numerical calculation of the parameter α1/ f from (4.27) as a function of fc ·TS for
a simple CDS and CMS with different orders M .
The transconductance of the in-pixel SF, assuming the transistor is biased in strong inversion
and saturation, can be expressed as
Gm,SF =
√
2 ·μ ·Cox · ID ·W
n ·L , (4.23)
where μ is the charge carrier mobility in the channel of the in-pixel readout transistor and
ID is its bias drain current. The expression of the input-referred thermal noise can then be
expressed as
Q2th =
2kT
M · Acol ·C
⎛
⎜⎝γSFGm,A(CP+2Ce ·W + 23Cox ·W ·L)2√
2·μ·Cox·ID ·W
n·L
+ γA
A2CG
⎞
⎟⎠ . (4.24)
4.4.3 1/ f Noise
It is well-known that the drain current 1/ f noise PSD is inversely proportional to the gate area.
In low noise CIS readout chains, the transistors located outside the pixel array and fed with a
low impedance signal can be designed with gate dimensions much larger than the in-pixel
source follower transistor. In this case, the latter becomes the dominant 1/ f noise source in
the readout chain and the other 1/ f noise sources can be neglected. Consequently, in the 1/ f
noise analysis, we only consider the noise originating from the pixel.
Based on the discussion of the previous Chapter, the 1/ f noise current PSD of the source
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follower can be expressed as
SID( f )=
KF
C2ox ·W ·L · f
·G2m,SF. (4.25)
Using the same noise and signal transfer functions used in the thermal noise analysis based
on the small-signal circuit of Fig. 4.9, an analytical expression of the input-referred 1/ f noise
can be obtained despite the divergence of the PSD at f = 0. This is due to the impact of the
multiple sampling scheme implemented with the CMS/CDS. Indeed, the CMS/CDS transfer
function brings the 1/ f term to 0 at f = 0. The input-referred 1/ f noise can be expressed
using (4.1) (4.8) and (4.9) as
Q21/ f =α1/ f ·
KF(CP+CGD+CGS)2
C2ox ·W ·L
, (4.26)
where α1/ f is a unitless circuit design parameter reﬂecting the impact of the CMS noise reduc-
tion on the 1/ f noise. Based on the detailed analytical calculation [83], it can be expressed as
α1/ f =
∫∞
0
1
f
· 4
M2
sin4(π ·M ·TS · f )
sin2(π ·TS · f )
· 1
1+
(
f
fc
)2 d f , (4.27)
where fc is the cutoff frequency of the column level ampliﬁer, which is assumed to be lower
than the SF stage bandwidth. α1/ f is calculated numerically and plotted as a function of fc .TS
in Fig. 4.11. It shows that α1/ f is weakly dependent on TS when M is higher than 2. In this case
α1/ f ranges between 3 and 4.
By expressing the capacitances CGS and CGD as a function of the SF gate size and oxide
capacitance density per unit area, 4.26 can be further be developed to
Q21/ f =α1/ f ·
KF(CP+2Ce ·W + 23Cox ·W ·L)2
C2ox ·W ·L
. (4.28)
4.4.4 Leakage Current Shot Noise
During the readout, the charge transferred to the SN may be corrupted by all the leakage
currents through the junctions and gate oxide due to tunneling. Since these leakage currents
are due to barrier control processes, they give rise to shot noise. As shown in the small-signal
schematic of Fig. 4.9, the leakage current shot noise can be modeled by two noise current
sources: In,GD and In,GS . In,GD represents the shot noise of all the leakage currents ﬂowing
between the SN and the ground, which includes the SN junction leakage and the SF gate
oxide tunneling current that sinks into the bulk and the drain. In,GS represents the shot noise
associated to part of the SF gate oxide tunneling current that ﬂows to the source. The unilateral
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Figure 4.12: Numerical evaluation of the input-referred shot noise PSDnormalized to 2·q ·IL ·TS
as a function of the CMS order M .
PSD of the current shot noise can be expressed as [84]
SIL ( f )= 2 ·q · IL , (4.29)
where IL is the mean value (DC current) of the leakage current. Both shot noise components
In,GD and In,GS have the same transfer function magnitude, between the noise current source
and the output of the column level ampliﬁer. Indeed, the In,GS source can be represented by
two opposite current sources, one parallel to the gate to drain source (In,GD ) and the other one
parallel to the source to drain thermal noise source. The thermal noise source current PSD
is given by 4 ·k ·T ·γSF ·Gm,SF [67]. For Gm,SF =10mS, γSF =1, the term 2kTq γSF ·Gm,SF is in the
order of 240μA. The leakage current is of the order of a few tens of fA in 90nm technologies
and a few hundreds of fA for 65nm technologies. Hence, the source to drain leakage current
source effect on the noise is totally negligible compared to the thermal noise of the SF. The
pixel leakage current shot noise transfer function can hence be expressed as
Hn,pix( f )=
A2CG
(2π f )2
· 1
1+
(
f
fc,pix
)2 . (4.30)
Note that IL is the sum of all the sense node leakage currents.
SL,out ( f )= SIL ( f ) · |Hn,pix( f )|2 · |HA( f )|2 · |HCMS( f )|2. (4.31)
Fig.4.12 shows a plot of the input-referred shot noise PSD, normalized to 2 ·q · IL ·TS. It can be
noticed that due to the 1/ f 2 term in(4.30), the PSD is independent of fc and the area of the
PSD increases with M .
Using 4.1, the input-referred charge variance due to the total leakage currents shot noise can
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Figure 4.13: Numerical evaluation of the input-referred shot noise variance normalized to
2 ·q · IL ·TS (αshot) as a function of the CMS order M .
be expressed as
Q2L = 2 ·αshot ·q · IL ·TS, (4.32)
with
αshot =
∫∞
0
1
(2π f )2
· 4
M2
sin4(π ·M ·TS · f )
sin2(π ·TS · f )
· 1
1+
(
f
fc
)2 d f . (4.33)
Fig. 4.13 shows a numerical evaluation of αshot as a function of the CMS order M . It shows
that:
αshot 
⎧⎨
⎩
M
3 forM ≥ 2
1
2 forM = 1
(4.34)
Due to the 1/ f 2 term, the impact of the low pass ﬁltering is completely negligible and the
value of αshot is independent of the cutoff frequency of the readout chain. Note that the shot
noise current sources feature a white PSD. But when integrated in the SN capacitance, they
give rise to a Wiener process [51]. The variance of this noise is thus expected to rise with the
readout time. In order to evaluate the impact of the CMS on the leakage current shot noise,
αshot is calculated numerically and plotted in Fig. 4.13 as a function of M . In the case of a
simple CDS αshot is equal to 0.5, hence, the shot noise variance is given by q · IL ·TS which
corresponds to a typical case of a Wiener process [51]. Fig. 4.13 also shows that, in the general
case, the leakage current shot noise increases linearly with TS ·M .
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Figure 4.14: In-pixel Common-source (CTIA) based CIS readout chain.
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Figure 4.15: Small-signal analysis of the CIS readout chain depicted in Fig. 4.14 showing the
different readout noise sources considered in the analysis.
4.5 In-pixel Common Source Based Readout Chain
One other possible in-pixel readout scheme consists in operating the in-pixel amplifying
transistor in the common source conﬁguration. This conﬁguration results in a voltage ampliﬁ-
cation with a capacitive feedback. Indeed, this capacitive feedback is at least due to the gate to
drain parasitic capacitance of the common source transistor. Hence, this conﬁguration cor-
responds to an in-pixel capacitive trans-impedance ampliﬁer (CTIA). This solution presents
a voltage gain at the earliest stage of the readout chain. Fig. 4.14 shows the schematic of a
conventional CIS readout chain based on a PPD, an in-pixel common source stage, column
level ampliﬁcation and correlated sampling. In this section, the signal path is ﬁrst analyzed in
order to derive the detailed expression of the overall conversion gain. Then a noise analysis is
performed in order the calculate the expression of the input-referred noise. The noise sources,
namely, the thermal noise, the 1/ f noise and the leakage current shot noise are analyzed
75
Chapter 4. Detailed Noise Analysis in Low-Noise CMOS Image Sensors
separately.
4.5.1 Conversion gain
As discussed in the previous section, it is very important to perform a detailed calculation of
the conversion gain taking into account the parasitic capacitances connected to the sense
node. Based on Fig. 4.8 depicting the different capacitances involved in the charge to voltage
conversion and small signal circuit shown in Fig. 4.15, the transfer function relating the input
charge pulse (modeling the charge injection from the PPD into the sense node) to the output
voltage of the pixel (column voltage) can be expressed as
Hpix( f )= Vcol
Qin
= ACG
1+ j ffc,pix
, (4.35)
where fc,pix is given by
1
2πRoutCcol
. Ccol is the load capacitance of the common source stage
mainly given by the column total parasitic capacitance. Rout is the output resistance of the
common source stage given by the parallel output resistances of the in-pixel common source
transistor and its load. Note that the load of the common source stage can be implemented by
a passive resistance or by a current mirror. But in the latter case, the output resistance might
be very large, which would result in a low bandwidth.
The pixel conversion gain ACG is given by
ACG ,CS =
Rout ·Gm,CS
CP+CGS+CGD+Rout ·Gm,CS ·CGD
. (4.36)
Where Gm,CS is the transconductance of the common source transistor. The term Rout ·Gm,CS ·
CGD reﬂects the Miller effect. Rout ·Gm,CS is the voltage gain of the common source stage, it
is generally higher than 10. Equation 4.36 suggests that for the highest conversion gain, no
additional feedback capacitance need to be implemented to the common source stage and the
parasitic capacitance of the latter can be used at the cost of a higher pixel-to-pixel conversion
gain variation. In this case the conversion gain can be expressed as
ACG ,CS =
Rout ·Gm,CS
CP+2Ce ·W + 23Cox ·W ·L+Rout ·Gm,CS ·Ce ·W
, (4.37)
where W and L are respectively the gate width and length of the in-pixel amplifying transistor,
Ce is the extrinsic capacitance per unit width and Cox is the oxide capacitance per unit area.
4.5.2 Thermal Noise
The CTIA based readout chain presents a voltage gain and bandwidth limitation at the pixel-
level, which makes the thermal noise performance less dependent on the column-level am-
pliﬁer compared to the source follower based readout chain. Nevertheless, the latter remain
an important block. Indeed, typical conversion gains of pixels implementing the in-pixel
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common source stage are of the order of a few 100μV/e− [8] which is still not enough to make
the noise contribution of the next stages (buffers, CMS, ADC) totally negligible. Hence, for
the ultimate noise performance, column-level ampliﬁcation is still required. The column
level ampliﬁer signal and noise transfer functions are calculated in the previous section. The
analysis of the thermal noise originating from the column-level ampliﬁer remain the same.
For the thermal noise originating from the pixel, the small signal circuit shown in Fig. 4.15 is
used. The in-pixel current noise PSD is expressed as [67]
SID( f )= 4 ·k ·T ·γCS ·Gm,CS, (4.38)
where γCS reﬂects the excess noise factor of the common source stage. The noise transfer
function relating the drain noise current source to the column-level voltage can be expressed
as
Hn,pix( f )= CP+CGD+CGS
Gm,CS
· 1
1+ j ffc,pix
. (4.39)
In the source follower based conﬁguration, the pixel noise transfer function features a cutoff
frequency of Gm,SFCcol whereas it is given by
1
Rout ·Ccol for the CS ampliﬁer. Generally, Gm,SF is much
higher than 1Rout . Hence, the bandwidth control can be performed at the pixel level for this
conﬁguration while it requires additional load capacitance of several pF in the case of the
source follower conﬁguration.
Based on (4.36) (4.39) (4.16) and (4.18) the total input-referred thermal noise can be expressed
using (4.3) as
Q2th =αth ·k ·T ·
⎛
⎝ (CP+CGS+CGD)2 ·γCS
Rout ·Gm,CS ·Ccol+ Acol · Gm,CSGm,A ·C
+ γA
Acol · A2CG ·C
⎞
⎠ . (4.40)
This expression can be further detailed by expressing the parasitic capacitances of the in-pixel
amplifying transistor as functions of the its gate width, length and capacitance densities
Q2th =αth ·k ·T ·
⎛
⎝ (CP+2Ce ·W + 23Cox ·W ·L)2 ·γCS
Rout ·Gm,CS ·Ccol+ Acol · Gm,CSGm,A ·C
+ γA
Acol · A2CG ·C
⎞
⎠ . (4.41)
This expression features two terms, the ﬁrst one represents the thermal noise originating
from the pixel and the second one represents contribution of the column level ampliﬁer. The
thermal noise originating from the pixel is, for a given readout chain bandwidth, lower than
for the source follower based readout chain. Indeed, in the common source conﬁguration,
the bandwidth is controlled at both pixel and column levels. Thus, a second order low pass
ﬁltering is performed leading to less thermal noise for the same bandwidth compared to the
in-pixel source follower based conﬁguration. The thermal noise contribution of the column-
level ampliﬁer is also more reduced in the common source based readout chain since the
conversion gain is generally higher.
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4.5.3 1/ f Noise
For the 1/ f noise analysis in the common source based conﬁguration, the noisy transistors
outside the pixel array and fed with a low impedance signal are considered to have gate sizes
much larger than the in-pixel ones, thus their 1/ f noise contribution can be neglected. In the
small signal circuit of Fig. 4.15 the 1/ f noise current PSD is expressed as [67]
SID( f )=
KF
C2ox ·W ·L · f
·G2m,CS. (4.42)
The small-signal circuit of Fig. 4.15 and (4.1) lead to the same input-referred 1/ f noise expres-
sion as the source follower conﬁguration
Q21/ f =α1/ f ·
KF(CP+CGD+CGS)2
C2ox ·W ·L
. (4.43)
The best input referred noise is obtained for the lowest values of the capacitances connected
to the sense node, namely CP, CGS and CGD. One can notice that any additional capacitance to
the gate to drain parasitic feedback capacitance of the in-pixel common source would simply
result in a 1/ f noise increase. Hence, the optimal way to implement an in-pixel CTIA is by
adding no feedback capacitance to the common source stage, in which case, the input-referred
1/ f noise would be exactly the same as the one calculated in the case of in-pixel SF stage.
Q21/ f =α1/ f ·
KF(CP+2Ce ·W + 23Cox ·W ·L)2
C2ox ·W ·L
, (4.44)
4.5.4 Leakage Current Shot Noise
As for the 1/ f noise, both CIS readout chains based on source follower and common source
conﬁgurations have the same input referred leakage current shot noise expressed as
Q2L = 2 ·αshot ·q · IL ·TS. (4.45)
Even if the CS conﬁguration has a second order low pass ﬁltering, the latter has no impact on
the value of αshot due to the 1/ f
2.
4.6 Discussion
From a practical aspect, the source follower based readout chain presents several key advan-
tages compared to the common source based one. Indeed, the source follower based pixel
can be reset at a wide range of voltages whereas the common source stage requires a feedback
reset in order to set the input voltage (sense node) in the linear region of the CS ampliﬁer and
avoid the saturation region. Another problem is that the linear part of the common source
stage corresponds to low input voltages especially for a an NMOS based common source
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stage. This low reset voltage might insufﬁcient for an efﬁcient charge transfer from the PPD. In
addition the source follower based pixel allows to exploit a higher dynamic range at the pixel
output compared to the CTIA where the pixel-level gain limits the dynamic range at the early
beginning of the readout chain. Moreover, by comparing the conversion gain expressions of
the source follower (4.12) and common source based pixels (4.36), it appears clearly that the
conversion gain of the source follower based pixel is independent of the in-pixel amplifying
transistor Gm while for the common source based pixel, it is proportional to the product of the
in-pixel amplifying transistor Gm and the load resistance Rout. Hence, the conversion gain of
the common source based pixel is strongly affected by the process variations leading to a high
photo-response non uniformity at the pixels array level. The source follower based pixel, on
the other hand, is much more robust against mismatch and process variations.
Based on the noise analysis presented above, the two conﬁgurations can now be compared
from the noise perspective. Table 4.1 presents a summary of the noise analysis presented
in this chapter. It shows that both conﬁgurations share the same 1/ f and leakage current
shot noise. The common source conﬁguration presents a lower thermal noise for a given
bandwidth thanks to the pixel-level gain further minimizing the thermal noise contribution
of the column-level ampliﬁer. This theoretical comparison of the noise performance have
been conﬁrmed with transient noise simulation results of optimized readout chains based on
in-pixel source followers and in-pixel common source ampliﬁcation presented in [85].
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5 Noise Reduction in CIS Readout
Chains
The readout noise analysis detailed in the previous Chapter led to the derivation of the input-
referred read noise for CIS readout chains based on in-pixel source follower and common
source stage. For the 1/ f noise, the two conﬁgurations are equivalent but for the thermal
noise, the common source stage may have a slight advantage. Since the source follower
conﬁguration is themost commonly used for advantages like simple implementation, dynamic
range ﬂexibility and low pixel-to-pixel non uniformity, this chapter focuses on the readout
noise reduction in the context of an in-pixel source follower based CIS readout chain. The
analytical formulas (4.24)(4.28) involve process and design parameters at different levels of the
readout chain. This Chapter exploits these formulas by suggesting optimizations including
design choices and process reﬁnements for low input-referred noise. It also shows how
designers can take advantage of device choices from standard libraries to deeply reduce the
input-referred read noise without having to go through any process-level reﬁnements.
The thermal and 1/ f noise reduction techniques are discussed separately. The input referred
noise reduction follows two steps. The ﬁrst consists in optimizing the design parameters of
the blocks located outside the pixel, at the column level where more degrees of freedom are
available in terms of area and circuit topology. These optimizations are independent of the
in-pixel design. The second step consists in pixel-level optimization where only a few degrees
of freedom are left to the designer.
5.1 Thermal Noise Reduction
The input-referred thermal noise expression have been derived in (4.24). the expression is
recalled using (4.20) and (4.24) for the sake of clarity
Q2th =
2kT
M · Acol ·C
⎛
⎜⎝γSFGm,A(CP+2Ce ·W + 23Cox ·W ·L)2√
2·μ·Cox·ID·W
n·L
+ γA
A2CG
⎞
⎟⎠ . (5.1)
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Figure 5.1: Input-referred thermal noise, obtained from transient noise simulations, of a CIS
readout chain, with a 4T pixel (standard NMOS source follower), column ampliﬁcation (closed
loop gain with OTA) and CDS as a function of the column-level gain Acol for different values of
C .
This expression involves design and process parameters related to the in-pixel source follower
stage, the column-level ampliﬁer and the CMS. The pixel-level and column level blocks
optimizations are discussed separately.
5.1.1 Column-Level Circuits Optimization
Based on (5.1), the readout thermal noise can be reduced independently of the pixel design
using the following parameters: the column level gain Acol, the capacitance C determining
the bandwidth of the column level ampliﬁer and the CMS order M .
The column level gain Acol, the capacitance C and the CMS order M all have equivalent im-
pacts on the input-referred noise reduction. Indeed, the input-referred thermal noise variance
is inversely proportional to their product. In order to validate this result, transient noise
simulations [86] have been performed on a conventional CIS readout chain with a 4T pixel
using a standard thick oxide NMOS source follower transistor, a column level ampliﬁer based
on an operational transconductance ampliﬁer (OTA) and the passive switched-capacitor CMS
circuit presented in [82]. Fig. 5.1 shows the impact of the column level gain and bandwidth
control on the input-referred thermal noise when a simple correlated double sampling is used
after the column level ampliﬁer. Fig. 5.2 shows the impact of the correlated multiple sampling
on the input-referred thermal noise for different column level gains. These simulation results
show that the thermal noise can be reduced drastically using only the design parameters of
the blocks located at the column level.
It is also important to note that the parameters C , Acol and M have an equivalent impact on
the readout time and the frame rate. Indeed, as shown previously, the cutoff frequency of
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Figure 5.2: Input-referred thermal noise, obtained from transient noise simulations, of a CIS
readout chain, with a 4T pixel (standard NMOS source follower), column ampliﬁcation (closed
loop gain with OTA) and CMS implemented with the analog circuit presented in [82], as a
function of the CMS order M for different values of the column level gain Acol.
the column-level ampliﬁer is inversely proportional to Acol ·C . Performing a CMS of order M
requires a readout time M times higher than a simple CDS. Hence, increasing the product
Acol ·C by a factor M while using a CDS will result in the same thermal noise and readout time.
The optimization of the excess noise factors γSF and γA of the source follower stage and column
level ampliﬁer, respectively, can also be used to reduce the thermal noise. Fig.5.3 shows the
schematics of a source follower stage and a folded cascode ampliﬁer. For CIS, the transistor M1
in Fig.5.3(a) corresponds to the in-pixel readout transistor and M2 is a transistor load common
to the pixels of the column. The noise excess factor of the source follower stage is given by
γSF = γ1+γ2
Gm,2
Gm,1
, (5.2)
where γ1 and γ2 are the thermal excess noise factors of M1 and M2, respectively. Gm,1 and
Gm,2 are their respective transconductances. Hence, the thermal noise contribution of the
transistor M2 can be minimized by reducing the
Gm,2
Gm,1
ratio. This can be achieved for instance
by making the aspect ratio of M2 lower than M1.
For the column-level ampliﬁer OTA, the noise excess factor can ﬁrst be optimized by choosing
an OTA design with a minimum number of noisy transistors. The basic stage is the common
source, but the voltage gain provided by the latter is not enough for closed loop gains of several
orders of magnitude. Hence it is necessary to cascode the common source stage. Fig. 5.3(b)
shows the schematic of a fully cascoded single input ampliﬁer. The advantage of cascoding is
the dramatic increase of the open loop gain without a signiﬁcant impact on the noise. Indeed
the noise contribution of the cascode transistors M2 and M3 are negligible. The noise excess
83
Chapter 5. Noise Reduction in CIS Readout Chains
M2
Vout
Vbias
VDD
M1
Vin
In,2
In,1
(a)
M1
Vout
Vbias1
VDD
Vin
M3
M4
Vbias2
Vbias3
M2
In,4
In,1
(b)
Figure 5.3: Simpliﬁed schematic of a source follower stage with a transistor load (a) and a
single input fully cascoded ampliﬁer (b)
factor of the column-level ampliﬁer can then be expressed as
γA = γ1+γ4
Gm,4
Gm,1
. (5.3)
Consequently, the excess noise factor of the column level ampliﬁer can be also reduced by
making the transconductance Gm,4 of M4 lower, as much as possible, than Gm,1 using the
aspect ratio.
5.1.2 Pixel-Level Optimization
The input-referred thermal noise expression (5.1) shows that another way to further reduce
the thermal noise is by reducing all the parasitic capacitances connected to the sense node.
These include the ﬂoating diffusion junction capacitance, the coupling capacitances with the
reset transistor, the transfer gate and the metal wires as well as the source follower gate oxide
and overlap capacitances. Indeed, the reduction of these capacitances increases the charge
to voltage conversion gain at the level of the sense node resulting in a higher signal level at
the input node of the readout chain. From the designer perspective, the sense node total
capacitance reduction can be achieved by using minimum size transistors and careful layout.
Fig. 5.4 shows a plot of the input-referred thermal noise (5.1) as a function of the in-pixel
source follower gate dimensions for a column-level of 64 and a readout chain bandwidth of
250 kHz set by the column-level ampliﬁer. Fig. 5.4 shows that a minimum sized in-pixel source
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Figure 5.4: Calculated input-referred thermal noise using (5.1) as a function of the in-pixel
source follower transistor gate width W and length L for γSF = γA = 1,
√
2μCoxID
n = 12μS,Gm,A =
30μS with Acol = 64 and C =0.3 pF for a readout chain bandwidth of 250 kHz. The capacitance
CP and the source follower capacitances are taken for a 180nm process as CP =0.75 fF, Cox =
4.5fF/μm2 and Ce = 0.45fF/μm and the slope factor n of 1.2.
follower is optimal for thermal noise reduction.
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Figure 5.5: Input-referred 1/ f noise of a CIS readout chain, with a conventional 4T pixel,
column ampliﬁcation and CMS [82], obtained with transient noise simulations, as a function
of the CMS order M .
5.2 Flicker Noise Reduction
The input-referred 1/ f noise expression has been derived in (4.28). It is recalled for the sake of
clarity.
Q21/ f =α1/ f ·
KF(CP+2Ce ·W + 23Cox ·W ·L)2
C2ox ·W ·L
. (5.4)
This expression is valid when all the readout chain transistors operating in saturation region
and located outside the pixel feature a gate area larger enough than the the in-pixel source
follower in order to make their contribution to the total 1/ f noise negligible. This condition is
easy to validate since all the blocks located outside the pixel are common to the whole column,
which makes their gate area constraint very ﬂexible. The expression (5.4) involves design and
process parameters related to the in-pixel source follower stage, the column-level ampliﬁer
and the CMS.
5.2.1 Correlated Sampling
The 1/ f noise reduction starts outside the pixel by using devices with gate areas large enough
to make there contribution to the total 1/ f noise negligible compared to the one originating
from the in-pixel amplifying transistor. In this case, α1/ f becomes the only parameter in the
input-referred 1/ f noise expression (5.4) which is independent from the pixel-level device
and process parameters. As shown theoretically in Fig. 4.11 from the previous Chapter, α1/ f
decreases with the CMS order. Fig. 5.5 shows transient noise simulations of the input-referred
1/ f noise of a readout chains with a 4T pixel based on a thick oxide NMOS source follower, a
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Figure 5.6: The oxide trap density Nt, of PMOS and NMOS thick oxide transistors, as a function
of the technology node based on data reported in design kits from different foundries.
column level ampliﬁer set to a gain of 16 and a CMS stage. As expected analytically, Fig. 5.5
demonstrates that the CMS reduces the 1/ f noise more effectively for orders lower that 4.
But this noise reduction reaches a plateau for orders higher than 4. Hence, even if the CMS
comes with about 20% 1/ f noise reduction, the impact of the process and device parameters
of the in-pixel amplifying transistor is more signiﬁcant. These aspects will be discussed in the
following section.
5.2.2 Pixel-Level Optimization
The thermal noise can be reduced to extremely low levels by implementing column level
circuit techniques as shown in Fig. 5.1 and Fig. 5.2. Fig. 5.5 shows that the 1/ f noise dominates
clearly the thermal noise when the latter is minimized using the circuit design parameters
described above. Indeed, with a standard thick oxide NMOS source follower, the input-referred
1/ f noise remains above 1 e−rms. Consequently, the noise optimization at the pixel level should
be mostly focused on reducing the remaining and dominant 1/ f noise. (5.4) is the starting
point for the 1/ f noise optimization. This equation suggests different approaches including
proper device selection, design optimizations as well as process improvements.
Reduce the 1/ f noise process parameters
In the input-referred 1/ f noise expression (5.4), the process dependent parameter directly
related to the 1/ f noise mechanism is KF which is proportional to the oxide trap density Nt as
shown by (3.37). The reduction of KF can be addressed by making a good device choice in the
standard library or through process-level improvements.
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At the process level, it is known that buried channel devices exhibit a lower 1/ f noise by
featuring a lower KF parameter. This is likely due to the fact that the charge carriers in the
channel are kept away from the silicon oxide interface [87]. It has been shown that using
buried channel NMOS source followers leads to sub-electron noise performance [7].
From a design perspective, thick-oxide transistors, that operate at voltages as high as 3.3V,
are commonly used in CIS pixels. Fig. 5.6 shows the oxide trap density of PMOS and NMOS
thick oxide transistors from different foundries and technology nodes. It shows that PMOS
transistors feature, generally, an oxide trap density lower than NMOS transistors. Using an
in-pixel PMOS source follower transistor also led to a sub-electron noise performance [8]. The
drawback of using an in-pixel PMOS transistor is the reduction of the ﬁll factor due to the
spacings imposed by the layout design rules and the possible quantum efﬁciency reduction if
the PMOS n-well is too close to the PPD.
Reduce the sense node junction and parasitic capacitance
The input referred 1/ f noise expression (5.4) shows that the latter is linearly dependent on
the capacitance CP expressed in (4.10). CP is the total capacitance resulting from the ﬂoating
diffusion junction and the parasitic capacitances connected to the sense node including the
overlaps with the transfer and reset gates as well as the metal wires coupling capacitances.
The reduction of CP results directly in a increased conversion gain (4.13) which also reduces
the thermal noise (5.1) at the cost of a lower pixel dynamic range. The noise reduction through
CP minimization is an active research topic. Careful layout is not enough to signiﬁcantly
decrease the contributions of the transfer and reset overlap capacitances as well as the junction
capacitance of the ﬂoating diffusion. To this purpose, process improvements are necessary.
Indeed, recent works presenting sub-electron readout noise CIS focused on this point. In
[88], different process level techniques have been presented leading to the reduction of CP. It
has been shown that the omission of the low doped drains (LDDs) used in standard CMOS
transistors reduces effectively the gate overlap capacitances. Also, increasing the depletion
depth under the ﬂoating diffusion by reducing the doping concentration reduces the junction
capacitance. The combination of these techniques led to a CP reduction of about 47%. In [89],
the capacitance CP has been reduced by using an idea called "virtual phase" well known in
CCDs consisting in creating a potential proﬁle that isolates the ﬂoating diffusion from the
transfer gate. In this way, the overlap capacitance between the transfer gate and the ﬂoating
diffusion (denoted CTov in Fig. 4.8) is dramatically reduced. Furthermore, the channel width
of the reset transistor is reduced by controlling the doping proﬁle in order to reduce the
overlap between the reset gate and the ﬂoating diffusion (denoted CRov in Fig. 4.8). But this
was obtained at the cost of a low pixel full well capacity and a relatively higher lag. In [90],
CTov is reduced by introducing a special implant isolating the transfer gate from the SN and
CRov is reduced by omitting the reset transistor. But this requires the reset to be performed
using an off-chip high voltage clock of 25V connected directly to an implant close to the SN.
In this way, the sense node is reset by a punch through effect. Fig 6.2 shows the impact of
the CP reduction through a plot of the calculated input-referred 1/ f noise as a function of
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the gate width and length, based on (5.4), for a CP of 0.75 fF corresponding to a standard
process and a CP of 0.25 fF corresponding to the one that could be obtained through advanced
process reﬁnements [88]. Fig 5.7 shows the effectiveness of this CP reduction which leads to a
reduction of the input-referred 1/ f noise from 0.4 to below 0.3 e−rms.
Use a minimum gate width and an optimal length
Based on (5.4), it can be shown analytically [91] or numerically using the a plot of (5.4) versus
the gate width and length, that the lowest input-referred 1/ f noise corresponds to the mini-
mum gate width and an optimal length generally slightly higher [91]. Indeed, the expression
of the input-referred 1/ f noise is proportional to the function F (W,L) deﬁned as
F (W,L)= 1
W ·L (CP+
2
3
Cox ·W ·L+CeW )2 (5.5)
The optimal W and L correspond theoretically to the minimum of F (W,L). For this two vari-
ables function, the local and global minimums correspond to the points where the gradient of
F (W,L) is nul. Otherwise theminimumexists in the borders of the era [Wmin,+∞[×[Lmin,+∞[,
where Wmin and Lmin are the minimum width and length allowed by the technology. It can be
shown that
−→∇F (W,L)= 0⇔ L =− 12
3Cox
(
CP
W
+Ce
)
(5.6)
L is positive, consequently, the gradient of F (W,L) cannot be nul. Hence, the minimum of
F (W,L) exists in the border corresponding to W =Wmin or L = Lmin. It can be shown that
∂
∂L
F (Wmin,L)= 0⇔ L = CeWmin+CP2
3CoxWmin
(5.7)
and in the same way
∂
∂L
F (W,Lmin)= 0⇔W = CP2
3CoxWmin+Ce
(5.8)
By calculating the difference between the values of F (W,L) in the minima points deﬁned in
(5.7) and (5.8). One can ﬁnd that this difference has the same sign as CP− 23CoxWminLmin. As
shown in the previous section, typical values of CP in standard processes is about 0.75 fF. It
can be lowered to values close to 0.25 fF with process reﬁnements. The term 23CoxWminLmin is
for instance in a 180nm process of the order of 0.14 fF for Wmin and Lmin of 0.2μm and Cox
of 4.5 fF/μm2. Hence, the expression CP− 23CoxWminLmin is generally positive. Consequently,
the minimum input-referred 1/ f noise corresponds to the minimum width allowed by the
technology and the optimal length given by (5.7).
Fig. 5.8 illustrates this principle on practical examples. It shows a plot of the input-referred 1/ f
noise as a function of the gate width and length for different combinations of CP and source
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follower capacitance densities in a 180nm CIS process. Fig. 5.7(a) and Fig. 5.7(a) show the case
of a source follower with an thin oxide source follower corresponding to a Cox of 9.5 fF/μm2
and minimum width and lengths of 0.2μm forCP of 0.75 fF and 0.25 fF. Fig. 5.7(c) and Fig. 5.7(d)
show the case of a source follower with an thick oxide source follower corresponding to a Cox
of 4.5 fF/μm2 and minimum width and length of 0.3μm for the same values of CP. All these
practical examples conﬁrm that the minimum 1/ f noise corresponds to the minimum gate
width. The optimal gate length might be much higher is some cases. But the variation of the
input-referred 1/ f noise over L becomes very week starting from a slightly higher L.
Increase the oxide capacitance per unit area of the readout transistor
Based on (5.4), the remaining parameter involved in the input referred 1/ f noise expression is
the in-pixel amplifying transistor oxide capacitance per unit areaCox. In case the the gate oxide
capacitance of the in-pixel readout transistor dominates the other capacitances connected to
the sense node, Cox has no signiﬁcant impact on the input referred 1/ f noise. But in general,
the capacitance CP including the ﬂoating diffusion junction and other parasitic capacitances
is higher than the gate oxide capacitance given by 23CoxW L. Consequently, a higher Cox is
expected to result in a lower input-referred 1/ f noise even with a lower conversion gain.
Standard libraries generally offer a selection of transistors featuring different oxide thicknesses
and consequently different oxide capacitance densities. Generally, thin oxide transistors
support low voltages and they derive from the digital library. Thick oxide transistors support
higher voltages. They can be used for analog blocks and input-output signal conditioning.
Thus, in most CIS processes, all the gates included in the pixel feature thick oxides since the
transfer gate and the reset gate are controlled by high voltages (3.3V), the SF is also chosen as
a thick oxide transistor to exploit a high dynamic range.
Hence, the above analysis shows that if the conventional choice of a thick oxide in-pixel
amplifying transistor is intuitive given the high voltages used in the pixel, it is not the optimal
choice for the 1/ f noise performance. The parameter Cox is a degree of freedom that has not
been exploited for 1/ f noise reduction in CIS. The following Section suggests a practical way
to use this parameter in a standard process and shows that other advantages results from this
choice. The next Chapter demonstrates this idea with measurement results.
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Figure 5.7: The calculated input-referred 1/ f noise, based on Eq. 5.4, as a function of the
in-pixel source follower width W and length L with αCMS = 3.5 and KF = 10−27 F2V2m−2.
(a) corresponds to a thin oxide source follower with Ce = 0.95fF/μm, Cox = 9.5fF/μm2 and
CP = 0.75 fF. (b) corresponds to the same thin oxide source follower transistor and CP =0.25 fF
to illustrate the impact of the CP reduction. c) corresponds to a thick oxide source follower
withCe = 0.45fF/μm,Cox = 4.5fF/μm2 andCP =0.75 fF. (d) corresponds to the same thick oxide
source follower transistor and CP =0.25 fF to illustrate the impact of the CP reduction when
using a thick oxide transistor. comparing (a) and (b) with (c) and (d) shows the interest of
using thin oxide transistors
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Figure 5.8: The calculated input-referred total noise for a thick oxide NMOS, a thich oxide
PMOS and a thin oxide PMOS source follower, based on (5.4) and (5.1), as a function of the
in-pixel source follower width W and length L with αCMS = 4.5 corresponding to a simple
CDS. (a) corresponds to a thick oxide NMOS source follower with Ce = 0.45fF/μm, Cox =
4.5fF/μm2, CP = 0.75fF and Nt = 1.51017 eV−1cm−3 corresponding to KF = 10−26 F2V2m−2. (b)
corresponds to a thick oxide PMOS source follower with Ce = 0.45fF/μm, Cox = 4.5fF/μm2,
CP = 0.75fF and Nt = 31016 eV−1cm−3 corresponding to KF = 210−27 F2V2m−2.(c) corresponds
to a thin oxide PMOS source follower from the digital library with Ce = 0.95fF/μm, Cox =
9.55fF/μm2, CP = 0.75fF and Nt = 1.51016 eV−1cm−3 corresponding to KF = 10−27 F2V2m−2.
The minimum width and length for thick oxide transistors is 0.3μm and 0.1μm for thin oxide
transistors.
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Figure 5.9: Simulated input referred 1/ f noise for three readout chains sharing the same
column-level circuitry and using different in-pixel SF transistor types.
5.3 Thin Oxide Source Follower: a Good Match
From the designer’s perspective, the implementation of a thin oxide source follower offer
both a higher oxide capacitance per unit area and a lower gate width. A thin oxide SF with a
minimum gate width features also lower overlap capacitances. It is important to verify that
the choice of a thin oxide transistor does not come at the cost of a negative impact on the
1/ f noise process parameter KF. A thinner oxide is expected to feature a better control of the
gate over the channel and therefor a lower KF. The oxide trap density of thin oxide PMOS
transistors and thick oxide NMOS transistors of different foundries and technology nodes
have been compared in [9] based on data reported in design kits. This comparison showed
that the thin oxide PMOS transistors generally feature a lower oxide trap density. Thus, using a
thin oxide PMOS source follower is suited for all the pixel-level noise reduction mechanisms
described above and related to the source follower.
Consider the example of the 180nm CIS process used in this work. The design kit offers transis-
tors with two oxide thicknesses. The thick oxide NMOS transistor has an oxide capacitance per
unit area Cox = 4.5fF/μm2 with a minimum gate width close to 0.4μm and an oxide trap den-
sity obtained from the BSIM noise parameter NOIA of Nt = 1.51017 eV−1cm−3, while the thick
oxide PMOS feature the same parameters with a lower trap density of Nt = 21016 eV−1cm−3.
The thin oxide PMOS transistor has a higher oxide capacitance density of Cox = 9.55fF/μm2, a
lower minimum width close to 0.2μm and a lower oxide trap density of Nt = 1.51016 eV−1cm−3.
Hence, theoretically, the thin oxide PMOS source follower is the optimal choice. In order to
illustrate the difference between the three source followers in terms of the noise performance,
Fig. 5.8 shows plots of the input-referred total noise calculated using (5.4) and (5.1) using the
parameters of each transistor type. It shows the clear advantage of using thin oxide PMOS
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Figure 5.10: The input-referred 1/f noise as a function of the capacitance CP determined by
the ﬂoating diffusion, wiring and parasitic capacitances independent from the source follower
transistor. CP = 0.75 f F corresponds to the case of a conventional sense node junction, transfer
gate and transistors . CP = 0.55 f F corresponds to the case of transfer and reset gates without
low doped drains [88]. CP = 0.4 f F corresponds to the case of transfer and reset gates without
low doped drains and a sense node without channel stop underneath [88]. CP = 0.25 f F
corresponds to the case of more advanced process reﬁnements as [88][89]. The numbers in
labels correspond to the minimum width and optimum length as discussed in 5.2.2.
source followers that comes with an RMS noise about three times lower than a traditional
thick oxide NMOS.
In order to validate this idea in the simulator, a transient noise simulation is performed on
three readout chains based respectively on a standard thick oxide NMOS, a thick oxide PMOS
and a thin oxide PMOS source follower in the 180nm CIS process mentioned above. The com-
pared readout chains share the same column level ampliﬁcation and a simple CDS. Fig. 5.9
shows the impact of the in-pixel source follower transistor type on the input-referred 1/ f
noise. The PMOS SF based readout chain features a lower 1/ f noise than the NMOS based one
thanks to the increase of Cox and the reduction of the parameter KF. The readout chain based
on the thin oxide PMOS source follower features the lowest input-referred noise because it
cumulates a lower KF, a higher oxide thickness and a lower minimum width. The simulation
results of Fig. 5.9 match well the calculated input-referred noise and conﬁrm the analytical
results.
It is important to verify that these techniques are not harmful in terms of the thermal noise.
Eq. 4.24 shows that the thermal noise is reduced by increasing the conversion gain. Thus, using
a thin oxide SF with smaller gate dimensions is also expected to reduce the input-referred
thermal noise.
In order to predict the impact of the combination of thin oxide SF with process optimizations
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reducing the sense node capacitance, the parameter CP of (5.4) is replaced by the measure-
ment results from [88]. The starting point corresponds to the result of 0.4e−rms obtained in the
simulation and corresponding to the case of a thin oxide source-follower based pixel design
with standard rules. Then the values of CP based on [88] are used to predict the evolution of
the input-referred noise for each additional technique used to reduce the SN capacitance. The
result is plotted in Fig. 5.10. It shows the expected input-referred noise, at the optimal gate
width and length, for each value of CP. Fig. 5.10 shows that the 0.3e−rms limit can be crossed if
the thin oxide PMOS SF is combined with process optimizations reducing CP in the 180nm
process used in [9].
5.4 Summary
The input-referred read noise in conventional CIS can be reduced dramatically by combining
multiple techniques. These include circuit design techniques and process-level reﬁnements.
The analytical calculations, conﬁrmed by the transient noise simulations, show that the de-
grees of freedom left to the designer, if well exploited, can lead to deep sub-electron read noise
performance thanks to a proper device choice in the standard library and optimal design.
For thermal noise reduction, the circuit level techniques include the implementation of high
gain column level ampliﬁcation with a precise bandwidth control or the implementation of
CMS. The minimization of the noise excess factors of the source follower stage by optimally
sizing the current mirror transistors and the column level ampliﬁer by designing the OTA with
a minimum number of noisy transistors.
By implementing the above techniques, the 1/ f noise becomes the dominant read noise
source. The reduction of the 1/ f noise starts by the implementation of CDS. When the transis-
tors located outside the pixel and operating in saturation regime are designed with large gate
areas, the in-pixel source follower transistor becomes the dominant noise source. The optimal
device choice for the in-pixel source follower corresponds to the selection of a thin oxide
transistor with a minimum gate width and higher length as close as possible to the optimal
length (5.7). The transfer reset gates must be designed to introduce a minimum coupling
capacitance with the sense node and the layout should minimize its coupling capacitance
with the metal wires.
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6 Design of a Sub-electron Readout
Noise Pixel in a Standard CIS Process
Different noise reduction approaches, at process and design level, have been suggested in
the previous Chapter. The process level modiﬁcations can be performed in order to reduce
the sense node capacitance as well as the overlap capacitances of the transfer and reset gates.
Such modiﬁcations require a good knowledge of the process parameters and a ﬂexible foundry
willing to modify the standard process. The purpose of this Chapter is to exploit all the degrees
of freedom left to the designer (and their are not thatmany!) in order to reach the optimal noise
performance in a standard process without any process-level reﬁnements. It has been shown
in the previous Chapter that the choice of an in-pixel thin oxide source follower instead of the
traditionally used thick oxide transistors is expected to reduce signiﬁcantly the input-referred
noise. In this chapter, we present the ﬁrst test chip, to our knowledge, embedding pixels with
an optimally sized thin oxide source follower and integrated in a standard 180nm CIS process.
In order to validate the efﬁciency of this noise reduction technique, the newly proposed pixel
is compared to a state of the art pixel proposed by the foundry embedding a buried channel
thick oxide SF.
6.1 The Optimized Pixel Design
As discussed in Chapter 5, the 1/ f noise originating from the SF transistor can be reduced
using a SF with a thinner oxide and lower gate width. From a designer perspective, this can be
achieved by using a thin oxide (1.8V) transistor instead of a thick oxide (3.3V) in the 180nm
CMOS process used for this work. The sense node needs to be reset at a voltage higher than
2V for a good dynamic range and also to make sure that the sense node attracts efﬁciently
the charges from the PPD when the potential barrier under the transfer gate is removed.
Yet, the voltage difference between the gate and the bulk of the thin oxide SF must remain
smaller than 1.8V. Hence, the bulk voltage of the thin oxide SF must be shifted in order to
keep the gate-to-bulk voltage below 1.8V. To this purpose a PMOS thin oxide transistor is
chosen. Indeed, the bulk voltage of a PMOS transistor can be controlled through the n-well
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Figure 6.1: Schematic of the proposed pixel (a) compared to a conventional pixel (b).
connection. An NMOS transistor with a separated p-well could also be used. Such an option
in not available in all foundries especially the ones dedicated for image sensors. additionally,
a PMOS thin oxide SF usually shows a lower 1/ f noise parameter KF than NMOS transistors
in the targeted technology node. Consequently, the KF parameter in (4.28) is expected to be
lower for the PMOS thin oxide SF. A thick oxide PMOS row select (RS) transistor is chosen in
order to put it in the same n-well as the SF and optimize the layout footprint of the in-pixel
readout transistors. Fig. 6.1(a) shows the schematic of the proposed pixel. The bulk voltage of
the thin oxide PMOS SF is set to VDD at 3.3V to insure that the voltage difference between
its bulk and the gate (sense node) is positive and below 1.8V. The drain voltage of the SF is
connected to (Vlow) which is set to 1.5V in order to shift the ground of the SF stage and make
sure that the voltage differences between all the thin oxide SF terminals remain below 1.8V.
The SF gate is sized to minimize its input-referred temporal read noise (TRN) according to
(4.28), which is plotted in Fig. 6.2 versus W and L. It clearly shows that W should be chosen as
mimum (W = 0.22μm) whereas L should be chosen slightly higher (L = 0.24μm) in order to
minimize the input-referred 1/ f TRN of the SF to about 0.4e−rms. The transfer (TX) gate and
reset (RST) transistors are thick oxide NMOS.
6.2 Test Chip Architecture
In order to conﬁrm the theoretical results presented in the previous sections, a test chip has
been designed to compare a state-of-the-art pixel, already optimized for low noise, with the
newly proposed pixel based on the thin oxide PMOS source follower introduced in Fig. 6.1(a).
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Figure 6.2: Calculated input-referred 1/ f noise using (4.28) as a function of the thin oxide SF
gate size.
Both pixels are based on 4 transistors and a classical pinned photo diode. Fig. 6.3 shows
the layouts of the proposed pixel and the reference pixel. The new pixel features a size of
7.5μm×6.5μm and a ﬁll factor of 66%. The layout of the newly proposed pixel shows a spacing
between the PPD with the transfer and reset gate and the SF and RS PMOS transistors put
in the same n-well. This spacing is imposed by the design rules of the foundry. Hence, the
reference pixel used for comparison features a slightly smaller area of 6.5μm×6.5μm for the
same active area.
A 5mm×1mm chip has been designed in order to test readout chains based on the two pre-
sented pixels. Fig. 6.4 presents the overall architecture of the test chips. Each chip includes
a total of 24 columns connected to small arrays of the new and reference pixels, each sur-
rounded by 8 dummy pixels for proper characterization. Both pixels are connected to the
same column-level ampliﬁers limiting the bandwidth to 265 kHz and offering a gain adjustable
between 8 and 64 in order to check its impact on the noise. The internal ampliﬁer consists in a
common source fully cascoded ampliﬁer designed for low noise according to Chapter 5. The
column ampliﬁer is followed by a voltage buffer to drive the signal to the input of an external
14bits ADC. Fig. 6.4 shows a micrograph of the chip designed in a standard 180nm CIS process.
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(a) (b)
Figure 6.3: Layout of the proposed pixel (a) compared to the reference pixel (b).
Figure 6.4: Test chip micrograph.
6.3 Test Description and Measurement Results
6.3.1 Test Setup
A printed circuit board (PCB) has been designed and fabricated in order to drive each readout
column comprising the reference and new pixels. Each column output is connected to its
own pad. The multiplexing between the columns is performed on-board. An FPGA is used in
order to generate the signals controlling the pixels and the column-level ampliﬁer, namely,
the transfer, reset, row selection and auto-zero phases.
Fig. 6.6 shows the reset, row selection and transfer input signals together with the output of
single column based on the newly proposed pixel measured with a scope. The pixel is selected
when the row selection signal (red) is down since the RS switch is a PMOS. The sense node
is immediately reset by setting the reset signal to 3.3V. The charge transfer from the PPD to
the sense node is performed by applying a voltage of 2.7V on the transfer gate (green) during
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Figure 6.5: Image of the tested chip with the test PCB.
0.5μs. The value of 2.7V is chosen in order to make the voltage under the transfer gate lower
than the sense node voltage (about 2.7V) and higher than the pin voltage (estimated to be
about 1V). In this way, the electrons do not remain under the transfer gate during the charge
transfer. Once the transfer is activated, the output signal level (blue) rises as the electrons
transfer to the sense node. The signal establishment takes about 5μs, which is compilent
with the bandwidth of 265 kHz set by the column-level ampliﬁer. Note that the column-level
ampliﬁer designed in this work is an inverter. Thus, the voltage at the level of the sense node
decreases while the output of the column-level ampliﬁer increases after the charge transfer
from the sense node to the PPD.
The test follows the same steps used for the noise calculation. The overall conversion gain
(ACG× Acol) of each readout chain is ﬁrst measured, then the output noise is measured and
referred to the input using the overall conversion gain. The source follower and column
ampliﬁcation voltage gain is measured using the reset voltage as an input while closing the
reset switch.
6.3.2 Conversion Gain Measurement
In order to measure the conversion gain, the photon transfer curve (PTC) method [52] is
used. The photon shot noise dominates the readout noise when the pixel receives an amount
of photons between the noise ﬂoor and saturation. For an average number N of received
photons, the variance of the corresponding shot noise is given by N . On the one hand, the
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Figure 6.6: A screen shot from the scope window showing the row selection signal (red), the
reset signal (brown), the transfer signal (green) as well as the chip output of a single pixel (blue)
based on the thin-oxide PMOS SF.
mean value of the signal at the output of the readout chain is given by
E [Vout]=N × ACG× Acol. (6.1)
On the other hand, the variance of the output voltage when the photon shot noise dominates
is given by
Var [Vout]=N × (ACG× Acol)2. (6.2)
Thus, the readout chain conversion gain can be obtained without knowing the exact value of
N combining equations (6.1) and (6.2)
ACG× Acol =
Var [Vout]
E [Vout]
. (6.3)
Therefore, the plot of Var [Vout] as a function of E [Vout] should correspond to a line for
which the slope matches with the value of the overall conversion gain of the readout chain
(ACG× Acol ). This technique is used for both pixels by illuminating them with a voltage con-
trolled LED to obtain different points. For each LED voltage value, a 100 readouts are operated
in order to obtain statistically the corresponding values of Var [Vout] and E [Vout]. Fig. 6.7
shows the results obtained for both pixels. The points of both curves are well aligned, which
conﬁrms the validity of this measurement method. The pixel conversion gain is then calcu-
lated by estimating the slope factor of both curves and dividing it by the column-level gain.
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Figure 6.7: Measurement of the conversion gain using the variance-mean photon transfer
curve.
The ampliﬁer was designed to provide two gain conﬁguration ×8 and ×64. The measured
overall gain including the output buffer of the PCB for the ×8 conﬁguration is 7. Thus the
conversion gain of the new pixel is approximately equal to 185μV/e− whereas for the reference
pixel, it is close to 85μV/e−.
6.3.3 Input-Referred Read Noise
The output noise variance and RMS value are measured for all pixels by using the 14bits ADC
of the scope. The noise is measured by operating 1000 readouts for each pixel without activat-
ing the transfer gate. For the input-referred noise measurement, the output noise in mVrms
is ﬁrst measured, then referred to the input using the overall conversion gain of the readout
chain including the pixel, the column-level ampliﬁer and the output buffer of the PCB. The
average overall conversion gain measured with the PTC curve for the high gain conﬁguration
is 9.1mV/e− for the new pixels and 4.4mV/e− for the conventional pixels. Fig. 6.8 shows the
histograms of the input-referred noise charge obtained for all the new and reference pixels (85
of each) with the high column gain conﬁguration (×64). The new pixel shows a lower average
input-referred noise below 0.4e−rms. The reference NMOS source follower based pixel features
an average input-referred noise of 0.9e−rms. In addition, the histograms show that the standard
deviation corresponding to the noise measurement of the new pixels is three times smaller
than that of the reference pixel. The impact of the column-level gain on the average value
of the input-referred noise for both pixels is shown in Fig. 6.9. The new pixel shows more
than 50% less noise than the reference pixel even at low gain (Acol = 8) when 1/ f noise is not
dominating. Indeed, the thin oxide source follower features a higher conversion gain and
features a gate width and length twice smaller than the thick oxide source follower, thus, based
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Figure 6.8: Input-referred noise histograms measured for the newly proposed pixels and the
reference pixels.
on (4.24), this result conﬁrms the theoretical expectation mentioned in the previous chapter.
The comparison of the presented readout chain based on the new pixel with the state-of-
the-art pixel shows that the proposed noise reduction technique is promising. Indeed, these
results were obtained using a "digital" thin oxide PMOS which leaves some room for more
optimization at the process level.
6.3.4 Pixel Voltage Swing
One of the main reasons of using in-pixel thick oxide SFs is the voltage swing that they offer. A
voltage swing of the order of 1V is enough for imaging applications. Indeed, with a conversion
gain of about 100μV/e−, 1 V swing corresponds to 10000 electrons which is high enough
even for applications requiring relatively high dynamic range. In order to verify that the
implementation of the thin-oxide source follower does not dramatically reduce the voltage
swing at the output of the pixel, we propose the following measurement that also gives an
estimation of the pinning voltage of the PPD. The exposure time of the pixel and the lighting
level are adjusted in order to integrate a number of photoelectrons corresponding to an output
signal level of a few tens of mV. The integration and readouts are performed several times
and the outputs are averaged. This operation is then repeated by sweeping the reset voltage
from 0 to 3.3V. Fig. 6.10 illustrates this operation. Theoretically, for all the reset voltage values
higher than the pinning voltage of the PPD, the same amount of electrons is transferred to the
sense node resulting in the same signal voltage at the output of the readout chain. When the
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Figure 6.9: Measured input-referred noise for the two column-level gain conﬁgurations.
reset voltage becomes closer to the pinning voltage level, the output signal starts decreasing
until it completely decays when the reset voltage becomes lower than the pinning voltage
in which case the electrons are not transferred from the PPD to the sense node since they
see no potential well. Fig. 6.11 shows the obtained curve when applying this measurement
technique to the newly proposed pixel based on the thin oxide SF. It shows that the charge
starts transferring to the sense node for a reset voltage of 0.5V but an efﬁcient charge transfer
from the PPD occurs for reset voltages between 1.8V and 2.8V. Hence, the source follower
stage based on the thin oxide PMOS transistor allows a voltage swing of at least 1V. The in-pixel
thin oxide source follower behaves as expected theoretically. Indeed, the voltage at its node is
not supposed to be lower than 1.5V in order to maintain a gate-to-bulk and a gate-to-source
voltages below 1.8V which is the nominal limit for this thin oxide. One can see that the output
voltage of the pixel also decays when the reset voltage goes higher than 2.8V. Indeed, when the
sense node voltage is about 3V the voltage at the source level becomes much close to 3.3V.
This is due to the fact that, for a PMOS SF, the source to gate voltage corresponds roughly to
the threshold voltage which is around 300mV in this technology. Since the bias is provided by
a MOS based current mirror, the latter is no more saturated which degrades the performance
of the SF.
6.4 Conclusion
The analytical noise calculation shows that the input-referred noise can be signiﬁcantly
reduced by, on one hand reducing the gate oxide thickness of the in-pixel source follower
(choosing a thin oxide transistor instead of a traditional thick oxide transistor) and on the
other hand reducing its gate area, assuming that the 1/ f noise factor KF of the thin oxide
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Figure 6.10: Schematic of the experiment performed to estimate the pin voltage.
device remains equal or smaller than a thick oxide transistor. A new pixel, based on a thin
oxide PMOS source follower with a pitch of 7.5μm and a ﬁll factor of 66 % has been designed
in a standard 180nm CIS CMOS process to verify the theoretical results. The new pixel is
implemented on the same chip together with a state-of-the-art pixel based on a thick oxide
NMOS source follower already optimized for low noise.
The test and characterization of the new pixel and the reference pixel shows that the noise
reduction technique proposed in this work is very promising. Indeed, the new proposed pixel
achieves an input-referred noise of 0.4e−rms corresponding to a noise reduction of more than
a factor 2 compared to the classical reference pixel which features a 0.9 e−rms input-referred
noise. But these results are obtained on a small number of pixels. In the next chapter, it will be
shown how the pixel layout can be further improved and how well this proposed pixel design
performs in a full VGA imager.
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Figure 6.11: Average output signal as a function of the reset voltage, of the newly proposed
pixel, for a ﬁxed exposure time and lighting level.
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In the previous Chapter, we demonstrated that sub-electron read noise performance can be
achieved, in a standard CIS process, at room temperature by optimal design. The design opti-
mization included, for the ﬁrst time, the choice of a thin oxide PMOS SF. These measurements
gave promising results but on a small number of isolated pixels. This chapter presents the
ﬁrst implementation, in a standard process, of pixels with thin oxide PMOS SFs in a full VGA
(640H×480V) image sensor. The proposed imager features an input-referred noise histogram
ranging from 0.25e−rms to a few e−rms and peaking at 0.48e−rms. In the mean time, it features an
improved pixel layout leading to a pitch of 6.5μm, a dynamic range of 82.5 dB corresponding
to a full well capacity of 6400e− and a frame rate up to 80 fps. This imager crosses the bridge
between highly sensitive low-light CIS and conventional imagers. It demonstrates the efﬁ-
ciency of the proposed design level noise reduction technique that can be easily combined
with the process optimizations mentioned in Chapter 5 for even more noise reduction.
This chapter presents, in the ﬁrst section, the overall architecture of the imager as well as its
most important blocks. In the second section, a detailed characterization of the proposed
imager with a description of the measurement methods are presented. The test results are
discussed in the third section.
7.1 Chip Architecture and Circuit Design
7.1.1 Imager architecture
Fig. 7.1 shows the overall architecture of the imager. It is a rolling shutter CMOS image sensor
with 640(H)×480(V) array of the newly proposed 4T pixels with standard CIS PPDs. A row
control mixed signal block generates for each line of pixels the reset (RST), transfer (TX)
and selection (RS) signals (Fig. 7.6). The row control block also allows the control of the
integration time. Each column of the pixels array is connected to a closed loop gain ampliﬁer
introducing gain and limiting the bandwidth. A mixed signal analog multiplexing block made
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Figure 7.1: Overall architecture of the proposed image sensor.
of shift registers, voltage level shifters and analog switches is implemented at the output of
the column-level ampliﬁers. It allows to choose between an analog or digital output. In the
digital readout mode, each column-level output is simply connected to the input of a 10bits
single-slope ADC (SS-ADC). All the columns are read in parallel. In this conﬁguration, the
imager operates at 80 fps. In the analog readout mode, the shift registers and analog switches
connect the columns to the analog output. In this case, the columns are read one after the
other. The analog readout mode is important for proper characterization of the pixels. In this
mode the frame rate is 640 times slower but the column and pixel readout time remain the
same.
7.1.2 Pixel design and layout
The pixel design has been presented in the previous chapter. This section adresses the lay-
out optimization. A minimum distance is imposed between the n-well and the neighboring
NMOS and PPD. Also, a minimum distance between thin oxide and thick oxide transistors
has to be fulﬁlled. In order to address these issues, an optimized layout still ﬁlling all the
standard design rules is proposed. The optimization relies on putting the maximum number
of transistors in the same n-well and keeping this latter away from the PPDs. Fig. 7.2(b) shows
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Figure 7.2: Schematic of the proposed pixel (a) and a layout view of the neighboring pixels (b).
the proposed layout of neighboring pixels. The repeated pattern of the pixels array consists of
two symmetrical pixels sharing a common n-well with the two SFs and RSs. Inside the N well,
a common thin oxide area contains the two SFs. This compact layout results in a ﬁll factor of
40% with a pixel pitch of 6.5μm compared to a pitch of 6.5μm in the chip presented in the last
chapter.
7.1.3 Column-level ampliﬁer
The noise reduction starts by implementing enough column-level gain in order to minimize
the noise contribution of the next stages, limiting consequently the noise analysis and opti-
mization to the in-pixel SF stage, the current source of the SF and the column-level ampliﬁer.
The thermal noise originating from the SF stage and column-level ampliﬁer is reduced using a
proper design of the SF current source and bandwidth control obtainedwith high column-level
ampliﬁcation [9]. Simulation results from [91] show that thermal noise originating from the SF
stage, the column-level ampliﬁer and the current source can be reduced to about 0.2e−rms if the
bandwidth is limited to 265 kHz. Thermal noise can also be reduced using CMS at the end of
the readout chain [49][82][83] but at the cost of additional circuitry when implemented in the
analog domain and multiple analog-to-digital conversions when implemented in the digital
domain. It has been shown in [9] that the input-referred thermal noise can also be reduced by
increasing the conversion gain of the pixel. In this work we chose to perform a simple CDS
for a faster readout. The bandwidth of the readout chain is roughly inversely proportional to
the product of the column level gain and the load capacitance of the column level ampliﬁer
[9]. It has been set to 265 kHz with a gain of 64 in order to make the thermal noise lower than
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Figure 7.3: Simulated input referred thermal noise as a function of the readout chain band-
width set by the column level ampliﬁer with the estimated framerates achievable for the
presented VGA imager.
the 1/ f noise (below 0.3e−rms). Fig. 7.3 shows the simulated input referred thermal noise of the
readout chain as a function of its bandwidth which is tuned using different combinations of
the column-level gain and the load capacitance. It also indicates the estimated framerates
achievable for each bandwidth. For large readout chain bandwidths, the framerate becomes
limited by the time required by the ADC to convert and shift the data to the output which
is about 10μs. At about 80 fps, the low frequency noise of the readout chain becomes the
dominant noise source.
The 1/ f noise is dramatically reduced by the AZ and CDS or CMS. However, it remains the
dominant noise in the readout chain [91][49]. The critical transistors of the column-level
circuitry can be designed to have gate sizes large enough to make their contribution to the
total 1/ f noise of the readout chain negligible compared to the in-pixel SF’s. Thus, in a con-
ventional low noise CIS readout chain, with column ampliﬁcation, bandwidth control and
careful design, the 1/ f noise originating from the in-pixel SF remains the dominant noise
source.
Fig. 7.4 shows the schematic of the column-level adjustable gain ampliﬁer. The closed-loop
gain is set by the ratio of the integrating and feedback capacitors. The feedback capacitors
can be switched in order to change the gain between two levels: ×1, for high dynamic range
in normal light conditions and ×64 for low light conditions. The open-loop gain is provided
by an OTA. For the OTA design and layout, the priority is given to the noise constraint. The
dynamic range is not critical since the voltage swing at the output of the pixel is not higher than
1.5V. A single-ended structure is used because it involves half the number of noisy transistors
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Figure 7.4: Schematic of the column-level ampliﬁer.
compared to a differential one. Differential ampliﬁers are certainly better at rejecting any
common mode noise (e.g. noise coming from the substrate and power supply) but at the
cost of more noise and more power. Indeed, in the case of an operational transconductance
ampliﬁer (OTA) such as the one used in this ampliﬁer, the differential structure requires to
duplicate the circuit branch resulting in twice the power consumption and twice the thermal
noise excess factor for achieving the same transconductance. In order to achieve low noise
and to stay within our power budget, we have chosen a single ended implementation. The
noise originating from the power and bias sources is reduced on-board by using power ﬁlters.
Regarding the area, it is mainly set by the input and feedback capacitors especially for high
gains. Hence, a differential topology would occupy about the same area but, as explained
above, with the penalty of double power and noise. The situation would be even worse for
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Figure 7.5: Block diagram of the SS-ADC of two neighbouring columns.
a fully differential ampliﬁer (differential input differential output) since it would generate
twice as much noise, power and area compared to the single ended implemented in this work.
The high closed-loop gain of 64 requires a large open-loop gain hard to achieve with a simple
single ended ampliﬁer. It is known that cascode structures provide much higher gain with a
negligible noise contribution of the cascode transistors. Hence, a fully cascoded single-ended
ampliﬁer is used. In order to make the 1/ f noise contribution of the column-level ampliﬁer
negligible compared to the one originating from the pixel, the transistors of the OTA have gate
areas more than 10 times larger than the SF. The charge injection of the AZ switch can reduce
considerably the output voltage swing of the ampliﬁer in the high column-level gain mode. In
order to reduce that charge injection, dummy devices with a proper sizing are used in order to
compensate the charge injected by the main NMOS switch.
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7.1.4 Column-level SSADC
Fig. 7.5 shows the schematic of two neighbouring column-level SS-ADCs. A double stage
comparator is used to reduce the offset [92]. Fig. 7.6 shows the timing diagram of the whole
readout chain. After the reset of the SN, the auto-zeros of the consecutive column-level
ampliﬁer and comparators are opened sequentially in order to minimize the impact of charge
injection [35]. Then the charges are transferred to the SN and the voltage at the input of
the comparator is equal to the difference between the transfer and reset levels. The ramp is
then activated together with the counter. Shift registers are used in order to memorise the
10bit code once the output of the comparators is high. The CDS time is deﬁned by the time
between the opening of the AZs and the moment when the output of the comparator is high.
During the readout of the next line, the 10bit codes of all the column-level registers are shifted
horizontally to the digital output.
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Figure 7.7: Chip micrograph showing the main design blocks of the imager.
7.1.5 Physical implementation
The chip has been fabricated in the same process than the pixels presented in Chapter 6,
namely, a 180nm CIS process with 4 metal layers, resulting in a chip area of 5mm×5mm. The
analog parts of the chip are powered with a 3.3V source and digital parts with a 1.8V. Fig. 7.7
shows a chip micrograph locating the main design blocks. The VGA pixels array meant for a
front side illumination occupies an area of 4.16mm×3.12mm. Standard PPDs were used in
the pixels array and the area between the even and odd pixels (Fig. 7.2(b)) occupied by the
in-pixel transistors is covered by a metal layer.
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Figure 7.8: The designed PCB and the assembled optical objective used to test the presented
image sensor.
7.2 Test and Characterization
7.2.1 Experimental setup
In order to test the presented chip, the latter was packaged in a PGA144. A PCB has been
designed to generate the different bias voltages and power supply ranging from 0 to 3.3V,
control the shape of the (TX) signal and generate the ramp of the SS-ADC. The chip is mounted
on the board through a socket over which an optical objective is assembled. The board is
powered with an external ±5V source and encompasses power supply ﬁlters for low noise
requirements. The board is connected to a PXI rack with two FPGAs that, on the one hand,
generate the digital control signals and receive the digital outputs, and on the other to convert
the analog signal coming out of the chip.. The analog input of the FPGA has an integrated 14bit
ADC with an LSB of about 200μV. It was used to characterise the pixels using the analog output
mode. The FPGAs are programmed with a computer using LABVIEW©. For measurements
requiring the variation of the input light, a simple led powered with a low noise tunable voltage
source was used. The LED was ﬁxed at the end of a dark tube put on top of the imager.
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Figure 7.9: Variance versus signal photon transfer curve (PTC) of the image sensor with (a) ×64
column-level gain and (b) ×1 column-level gain.
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7.2.2 Conversion gain measurement
In order to measure the conversion gain of the readout chain, the photon transfer curve (PTC)
measurement technique is used [52]. Fig. 7.9(a) shows the variance versus the signal PTC of
the sensor measured from 5000 pixels. It is obtained using the analog output of the sensor
and the column-level gain set to 64. The sensor is exposed uniformly to different levels of light
provided by the LED and controlled with the voltage source. The variance and mean values
are extracted from 100 images for each light level. The PTC curve collapses to zero around 2V
due to the column-level readout chain saturation. The measured overall conversion gain of
the readout chain including the pixel, the column-level gain set to 64, the column-level analog
buffer and the output analog buffer is measured by estimating the slope in the linear part of
the PTC, which leads to 10.5mV/e−. Then, the pixel conversion gain is calculated by dividing
the overall conversion gain by the gain of the column-level ampliﬁer and the analog buffers
which results in 160μV/e−. Note that the absolute value of the pixel conversion gain is not
used for the input-referred noise measurement. Indeed the output noise RMS measured in mV
at the output is directly divided by the overall conversion gain of 10.5mV/e−. Fig. 7.9(b) shows
the PTC obtained by performing the same measurement with the column-level gain is set to
1. In this case, the PTC goes to zero around 1.02V. This time, the saturation originates from
the pixel. This curve allows the estimation of the pixel full well capacity. Using the measured
conversion gain of 160μV/e− the pixel full well capacity is about 6400e−.
7.2.3 Temporal read noise
In order to measure the input-referred noise of the presented imager, the output voltage noise
is ﬁrst measured. Then it is referred to the input using the readout chain conversion gain. This
operation was applied to 5000 pixels after performing 100 readouts with a CDS of 5μs and a
line (pixel) readout time of 25μs. The in-pixel SF current bias is set to 1.5μA and the TX is off.
The column-level ampliﬁer gain is set to 64, limiting the bandwidth to about 300 kHz in order
to reduce the thermal noise and the noise originating from the next stages. Fig. 7.10 shows the
resulting histogram of the input-referred TRN. The maximum of the histogram corresponds to
0.48e−rms. The inset of Fig. 7.10 shows the histogram in a log scale highlighting a minority of
pixels featuring an RTS noise of a few e−rms. The input referred noise of 0.48e−rms measured at
the peak of the noise histogram represents the total noise of the readout chain including the
1/ f and thermal noise. Additionally, the estimation of the input referred 1/ f noise is based on
the simulated values of the capacitances connected to the sense node. These values depend
on the layout and the process, hence it was expected to obtain values slightly different from
the calculation and simulation. Fig. 7.11 shows the input referred noise for the two column
level gains. It shows a large noise increase in the ×1 gain conﬁguration as the bandwidth
becomes much larger (more thermal noise) and all the noise sources after the column-level
ampliﬁer are no longer negligible. Thanks to the high column level gain of ×64, the noise
originating from the output buffers and analog to digital conversion is completely negligible.
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Figure 7.10: Input-referred temporal read noise histogram of the image sensor with the vertical
axis in linear and log scale (inset).
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Figure 7.11: Measured input referred noise in the log scale for the two column level gains.
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Figure 7.12: PTC alike characterization of the ﬁxed-pattern noise or PRNU. The measured
value is 0.77%.
7.2.4 Photo-response non-uniformity
This measurement is important in order to verify that the input-referred noise reduction does
not come at the cost of higher photo-response non-uniformity (PRNU). The PRNU represents
the spatial variation of the gain. It is given as an RMS percentage. For the presented imager,
the PRNU was also measured using the PTC. The optical objective of the imager is removed.
The chip is exposed directly to the LED put far enough to have a uniform illuminance for all
the pixels array. 5000 pixels exposed to the same level of light with the same exposure time are
read 100 times. The average output signal is calculated for each of the 5000 pixels. Then the
standard deviation of the spatial variation of the pixels output voltage is plotted in Fig. 7.12 as
a function of the average over time and space of the pixels output signal for different lighting
conditions. The curve is linear as expected and the resulting PRNU corresponds to a value of
0.77%.
7.2.5 Dark current
To measure the dark current, the imager is covered protecting it from any light. The chip is set
to low column-level gain mode (×1). The average output signal of the sensor is measured, at
room temperature, for different exposure times. Fig. 7.13 shows the curve obtained by plotting
the measured average output signals of the chip versus the exposure time. For integration
times below 300 s, the number of accumulated charges in dark increases linearly with the
integration time. The slope factor of the curve indicates a dark current of 5.6e−/s. Usually,
integration times above a few tens of ms are not needed. Based on these measurements, the
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Figure 7.13: Measurement of the dark current as the slope of the output versus exposure time
curve.
integrated charge originating from the dark current is not supposed to be more than a few
0.05e− which can still be neglected compared to the read noise.
7.2.6 Imager lag
In order to measure the lag, the imager is exposed to a LED with a constant illumination. The
imager exposure time is set to 50ms. After this integration time, each pixel is read 2 times
with a step of 20μs. The signal integrated during 20μs is considered negligible compared to
the signal integrated during 50ms and represents the ﬂoor for the lag assessment. The signal
from the second readout of the pixel comes from the electrons left in the PPD after the charge
transfer in the ﬁrst readout. The lag is obtained by dividing the signal from second readout
over the one from the ﬁrst readout. The lag was measured with different input light levels.
When the PPD accumulates about 2500 photo-electrons the average measured lag was 0.1%.
For an average number of accumulated electrons around 5000 the obtained lag increases to
about 1%.
7.2.7 Quantum efﬁciency
It is important to verify that the n-well containing the PMOS transistors of the pixel does not
act as a photodiode competing with the PPD. To this purpose, a measurement of the quantum
efﬁciency (QE) is required. Fig. 7.14 shows the measured QE of the active area of the imager
chip. It is obtained by dividing the effective QE by the pixel ﬁll-factor of 40%. The resulting
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Figure 7.14: Quantum efﬁciency of the PPD (active area) obtained by dividing the QE of the
sensor by the ﬁll factor of 40%.
QE is as good as state-of-the-art PPDs designed exclusively using NMOS pixels. This means
that the in-pixel n-well does not have a major impact on the PPD collection. Furthermore, the
micro-lens layer has not been used in this imager. This layer focuses the light at the active area
of the pixels and increases the effective QE.
7.2.8 Imaging Demonstration
Based on the measured performance, the presented imager is supposed to operate in both
low light and normal light conditions. In order to validate this idea, images were taken using
the presented image sensor in a dark room with a controlled level of light. The imager was set
with an exposure time of 12ms and a pixel readout time of 25μs. Fig. 7.15(a) and 7.15(b) show
images taken with the chip under different low light levels using the ×64 column gain mode
at an average of 3 and 41 photo-generated electrons per pixel, respectively. In Fig. 7.15(a),
the SNR of the input light (limited by the photon shot noise) is below 5dB. The dominant
noise sources are the photon shot noise and the temporal read noise. One can see that even
with such a low input light, the objects in the scene can still be distinguished. In Fig. 7.15(b),
the SNR of the input light is about 16dB. Due to the high column gain, one can see that the
image is not far from saturation due to voltage swing of the column-level ampliﬁer. In these
conditions, the photon shot noise and ﬁxed pattern noise are supposed to be the dominant
noise sources. Fig. 7.15(c) shows an image obtained with day-light conditions at an average of
320 photo-generated electrons per pixel and the column-level gain set to 1. Here the input
SNR is about 25dB.
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7.3 Discussion and Comparison to State-of-the-Art
The measurement results of the proposed imager, presented in the previous Section, are
summarized and compared to recent state-of-the-art works in Table 7.1 showing that the
proposed noise reduction technique is efﬁcient. The noise is reduced, as expected, to a record
low level of 0.48e−rms in room temperature which is about 1.5 times lower than state-of-the-art
[7] and [10] in a full imager with the conventional SF based readout scheme. This record low
noise does not come at the cost of a slow readout, a low ﬁll factor or a low SNR. Indeed the
line readout time of 25μs is actually 64 and 5.7 times faster than [7] and [10], respectively. A
dynamic range of 82.5 dB in the dual gain mode can be achieved.
The improvements achieved in this work were obtained only by making design choices and
careful layout based on a detailed noise analysis [9]. The thin oxide transistor used as an SF is
a standard "digital" transistor not optimized for analog applications, thus there is still some
room left for process optimization at the SF transistor level. Moreover, (4.28) suggests that the
input-referred noise can also be mitigated by reducing the contribution of all the parasitic,
overlaps and junction capacitances to the sense node (CP). But this approach requires process
reﬁnements. Indeed, in [10], the overlap capacitances were reduced by using reset, transfer
and gates without low doped drains. In a recently reported work, a mean noise of 0.29e−rms was
measured on a small array of pixels (12×12), by using a low doped PN junction isolated from
the transfer gate as well as a tapered SF [89]. This result came at the cost of a low full well capac-
ity and a relatively higher lag. In [90], 0.27e−rms at −10◦C has been reported by implementing
a special implant isolating the FD from the TG (reducing the overlap capacitance) and by
replacing the reset transistor by an implant connected to a reset clock. But this was achieved
at the cost of a high off-chip reset voltage of 25V and a low full well capacity of 1500e−. No
characterization has been reported in order to verify the impact of these process modiﬁca-
tions on the global performance of the pixels. Note that these process level techniques are
compatible with the circuit techniques presented in this work. A combination between the
reduction of CP and using thin oxide SF with optimized gate size is expected to come with
even more noise reduction. Indeed, the calculation results presented in Fig. 5.10 show that
the input referred noise can be reduced to 0.29 e−rms if the capacitance CP of the sense node
is reduced to 0.25 fF, using process reﬁnements [88], instead of the 0.75 fF simulated in the
standard process.
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Figure 7.15: Images, of the same scene, taken with the presented chip for different amounts
of input light. (a) shows the obtained image at 0.005lux with a column-level gain set to 64
and an average of 3 photogenerated electrons per pixel. (b) at 0.066lux with the column-level
gain set to 64 and an average of 41 photo-generated electrons per pixel. (c) at 0.5lux with the
column-level gain set to 1 and an average of 320 photo-generated electrons.
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7.4 Conclusion
This Chapter demonstrates that sub-0.5 electron noise, in a full VGA APS, can be achieved
using a standard CIS process by a proper circuit noise optimization exploiting all the degrees
of freedom left to the designer for minimizing the total input-referred noise. The proposed
techniques include the following steps: a) introduce enough column level gain to, on one
hand, reduce the pixel and column-level ampliﬁer thermal noise and on the other the noise
contribution of the next stages, b) design the column-level ampliﬁer with a minimum number
of devices large enough to make the residual noise after auto-zero small enough compared
to the SF noise, c) replace the conventional thick oxide NMOS SF with a minimum width
and optimum length thin oxide PMOS, d) draw a compact layout with common n-well and
minimum sense node parasitic capacitance. All these measures result in the majority of the
full VGA array pixels peaking at an input-referred TRN of 0.48e−rms and a minority of pixels
showing an RTS noise of a few electrons. The input-referred TRN is measured without CMS
and at a short pixel (line) readout time, for a sub-electron read noise CIS, of 25μs.
This work also provides a full characterization of the VGA imager showing that neither of
the dynamic range, the imager lag nor the PRNU are compromised with the proposed noise
reduction technique. The characterization also shows that the QE of the PPD is not affected by
the neighbouring PMOS n-wells.
Note that the proposed approach can be combined with any known additional noise reduc-
tion techniques at system (e.g. CMS), device (e.g buried channel) and process level (e.g. CP
reduction) to further reduce the TRN.
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8 A Passive Switched-Capacitor Circuit
For Compact and Fast Analog Corre-
lated Multiple Sampling
8.1 Introduction
It has been shown, in the previous chapters, that for CIS readout chains based on pinned
photodiodes, the combined 1/ f and thermal readout circuit noise can be reduced using
CMS. In the last few years, CMS has been implemented at column level for more efﬁcient 1/ f
and thermal noise reduction. Two main implementations have been introduced, one using
additional column level active circuitry to integrate multiple samples in one capacitor [49]
and the other one performs the CMS after the analog-to-digital conversion using multiple
conversions [7].
8.2 Motivation
The analog implementation of a CMS of order M consists in using a SC ampliﬁer that accumu-
lates M consecutive samples in its feedback capacitor [49]. The drawback of this technique
is that accumulation of voltages reduces the dynamic range of the readout chain by a factor
of M . An analog alternative is the folding integration technique [49]. It allows performing
CMS without reducing the dynamic range at the cost of adding two voltage references, one
comparator, and some control logics. This additional circuitry introduces a feedback effect in
order to prevent the output of the SC ampliﬁer from entering in saturation.
The implementation of CMS in the digital domain consists in the addition of the ﬁrst M sam-
ples (reset) after analog-to-digital conversion and then subtract consecutively the next M ones
(transfer) [7, 93, 94]. The main drawback of this technique is the fact that analog-to-digital
conversion has to be performed 2M times during each readout.
The motivation of this chapter is to propose a CMS analog implementation that (i) requires no
additional active circuitry to preserve power consumption, (ii) has no impact on the output
dynamic range and (iii) does not need multiple analog-to-digital conversions.
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C1
S1
C2
S1
V1 V2
C1 C2
1/2(V2+V1) 
if C1=C2
Figure 8.1: Charge conservation in two switched capacitors leading to the mechanism of
averaging.
8.3 Design principle
The alternative CMS implementation proposed in this chapter relies on analog averaging using
switched capacitors (SC). It is based on a passive SC network using an optimal number of
capacitors. Let us consider two capacitors, C1 and C2, each one holding, respectively, voltages
V1 and V2 as shown in Fig 8.1. When connecting both capacitors by closing the switch S1, the
charges held in C1 and C2 are shared. The charge conservation leads to a common voltage V
across both capacitors given by
V = C1V1+C2V2
C1+C2
C1=C2= V1+V2
2
(8.1)
The simplest way to perform an average of M samples using switched capacitors consists of
holding M consecutive samples with a period of sampling TS in M capacitors and connecting
them all, at M ·TS, to obtain the average value of the M samples. This process is faster than
the state-of-the-art techniques reported in the previous Section at the cost of the silicon area
occupied by the M sampling capacitors. In order to use less capacitors to average the same
number of samples, one has to process the average progressively and hold the intermediate
results in the capacitors instead of holding the initial samples. Consider the case where M = 2n .
One can ﬁnd that the average of the 2n consecutive samples can be calculated recursively. In
fact the average of 2n samples is calculated by connecting two capacitors, each one holding
the average of 2n−1 consecutive samples as
1
2n
2n∑
i=1
Vi = 1
2
(
1
2n−1
2n−1∑
i=1
Vi + 1
2n−1
2n∑
i=2n−1
Vi
)
. (8.2)
Fig. 8.2 illustrates the progressive processing of the samples average over the time needed
to sample and process the total 2n samples: (2nTS). Note that the signal settling time after
connecting the capacitors is considered negligible compared to the sampling period TS. (8.2)
and Fig. 8.2 show that, at 2nTS , the average of 2n samples is processed by connecting two
capacitors, one storing the average of the ﬁrst 2n−1 samples processed at 2n−1TS, and the
other one storing the average of the next 2n−1 samples. One can notice that the capacitors
used to compute the average of the ﬁrst 2n−1 samples are not all needed to hold this value
during the processing of the next samples. Only one capacitor is needed to hold the average
of the ﬁrst 2n−1 samples and the other capacitors can be reused to process the next samples.
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1/2(V1+V2)
1/4(V1+V2+V3+V4)
1/2n-1(V1+…+V2n-1)
1/2n(V1+…+V2n)
TS 2TS 23TS 2n-1TS 2nTS
V1 V2 V3 V4 V8 V2n-1 V2n
time
Figure 8.2: Illustration of the progressive processing of the average of 2n consecutive samples
with a sampling frequency TS.
Consequently, if we consider Un−1 to be the number of capacitors needed to calculate the
average of 2n−1 consecutive samples. The average of 2n samples can be calculated using
Un−1+1 capacitors. Hence:
Un =Un−1+1. (8.3)
Based on this recursive relation (8.3), the number of capacitors needed to calculate the average
of 2n consecutive samples is given by
Un = n+1. (8.4)
This result shows that a CMS of order 2n can be performed using n+1 capacitors instead of 2n .
Therefore, the implementation of CMS using this technique results in a CMS layout footprint
reduction of order 2
n
n .
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C1 Cout
S3
S1
S4
S2
C2
Vin Vout
S2n+1 S2n+2
Cn
Figure 8.3: Passive SC circuit averaging 2n samples with n capacitors.
8.4 Implementation
Fig. 8.3 shows the schematic of the passive SC network calculating averages of order 2n using
n capacitors. Consider the case n = 2. Fig. 8.4 shows the steps of the calculation of the average
of 4 consecutive samples. First, switches S1 and S2 are closed. S2 is opened to hold a sample
V1 in Cout . Then S1 is opened after TS in order to hold the next sample V2 in C1. S1 is closed to
calculate the average and opened to hold a voltage 12 (V1+V2) in Cout . The same process is iter-
ated with capacitors C1 and C2 and ends with a voltage
1
2 (V3+V4) held in capacitor C2. Finally
S4 is closed to connect C2 and Cout and then opened to hold a voltage
1
4 (V1+V2+V3+V4) in
Cout .
Fig. 8.5 shows the implementation of the averaging circuit presented in Fig. 8.3 in a conven-
tional CIS readout chain to perform CMS of order 2n . Note that the input capacitors of the
ADC comparator Ccomp1 and Ccomp2 are small compared to Cout. This is because the total
capacitance seen at the output of the CMS stage is given by Cout+Ccomp1 during the reset level
averaging phase (the switch AZcomp is opened) and Cout+ Ccomp1·Ccomp2Ccomp1+Ccomp2 after the transfer (the
switch AZcomp is closed). The corresponding timing diagram for the case n = 3 is depicted in
Fig. 8.6. The voltage at the input of the comparator corresponds to the difference between
the voltage levels before and after opening the auto-zeroing switch (AZ). The same averaging
circuit computes the average of 2n samples during the reset phase and the average is stored in
capacitor Ccomp1. Then, the auto-zeroing switch (AZ) is opened and the voltage at the input of
the comparator becomes the difference between the average current output and the average
calculated at the reset phase. Once the average of the 2n samples of the transfer phase is
calculated, the ramp is activated together with the counter as shown in Fig. 8.6 for the case
n = 3. Compared to a conventional CIS readout chain, only two additional capacitors are
needed with no active circuitry. The logic circuit needed to control the switches is common to
all the columns of the imager, thus its footprint is not signiﬁcant.
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Figure 8.4: Processing of the average of 4 samples with the SC network of Fig.8.3.
8.5 Transient noise simulations
In order to validate the proposed CMS circuit presented in this paper, the CIS readout chain
presented in Fig. 8.5, using the analog averager for the case n = 3 to perform a CMS of order
8, is simulated using the ELDO © transient noise simulation. The line readout time is set to
65μs for a column ampliﬁer bandwidth of 265 kHz and gain of 8 (in order to minimize the
contribution of the ADC comparator to the input referred noise). The design kit used for
this simulation is a 180nm process dedicated to CIS. Simulations of 1/ f and thermal noise
are performed separately. Note that the averaging circuit can perform CMS of orders from 1
(correponding to the simple CDS) up to 8. Fig. 8.7 shows the input-referred thermal noise as a
function of the CMS order M together with a 1/

M theoretical decrease expectation curve.
This ﬁgure shows that, as expected, thermal noise reduction follows a 1/

M decrease. Fig. 8.8
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Figure 8.5: Implementation of the new circuit performing a CMS of order 2n using n switched
capacitors in a conventional CIS readout chain.
shows the 1/ f component of the input referred noise for M varying between 1 and 8. It shows
that CMS reduces 1/ f noise by about 30% for a CMS of order 4 and 33% for order 8. Thus for
1/ f noise using CMS of orders higher than 4 does not bring any signiﬁcant decrease.
8.6 Conclusion
In a CIS readout chain based on a 4T pixel, a CMS of order M reduces thermal noise by 2M .
CMS is a general case of CDS. Thus it reduces signiﬁcantly 1/ f noise and offset. The 1/ f noise
reduction using CMS increases with M and reaches a plateau at M = 8. In state-of-the-art CIS
readout chains, CMS is performed after analog-to-digital conversion or using analog active
circuitry.
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RS
TX
RST
AZamp
 1
 2
 3
 4
 5
 6
AZcomp
Ramp
Counter
Figure 8.6: Timing digram for the CIS readout chain of Fig. 8.5 that uses the proposed CMS
implementation for n = 3 (CMS of order 8).
In this Chapter, a new implementation of CMS is introduced. It uses only n (3) additional
switched capacitors at the bottom of each column to perform a CMS of order 2n (8). The
proposed CMS circuit (i) requires no additional active circuitry, (ii) has no impact on the
output dynamic range and (iii) does not need multiple analog-to-digital conversions. The new
implementation is validated by transient noise simulations for the case of an 8th order CMS.
The simulation results conﬁrm the theoretical results presented in Chapter 5. They show that
the thermal noise is decreased as expected as 1
M
, whereas the 1/ f noise is reduced by 30%
for M = 4 but no signiﬁcant additional decrease occurs for M larger than 8.
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Figure 8.7: Simulations of the input-referred thermal noise rms charge of the CIS readout
using the proposed CMS circuit.
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using the proposed CMS circuit.
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9 Downscaling Effects Towards Photon
Counting Capability in CIS
The idea of an image sensor with photon counting capability is becoming a subject of interest
for new applications and imaging paradigms like quanta image sensors [14, 95]. Such a device
must have an input-referred read noise negligible compared to a single electron. Among the
state-of-the-art imaging devices, single photon detectors may appear to be the best candidate
for such an application [96]. Historically, micro-electronics could not provide readout chains
with noise levels as low as deep sub-electron. Hence, the solution was to introduce a gain at the
level of the photon-electron conversion. In photomultipliers tubes (PMTs) and single photon
avalanche photodiodes (SPADs) the electron generated by the incident photon is accelerated
and multiplied to a number of electrons from a few hundreds in PMTs to millions in SPADs.
Such a signal level can be easily detected and quantized into two logic levels since the number
of incident photons during the period of detection is assumed to be much less than one. But
these devices present the following disadvantages [13]. First, they are limited to the case of
single photon detection. In other words, the arrival of one photon and multiple photons are
not distinguished. Second, these devices suffer from a dead time and after pulse following
each photon detection blinding the device for a certain time. The third limitation is related to
the low resolution and ﬁll factors of focal plane arrays using such devices. Additionally, they
use high voltages which are not compliant with standard CIS processes.
During the last decade, CIS have seen their performance increasing remarkably in terms of
dynamic range, speed, resolution and power consumption. With a lower cost and better
on-chip integration, CIS replaced progressively the charge coupled devices (CCDs) in many
applications and enlarged the market of electronic imaging devices. In terms of sensitivity, the
quantumefﬁciency have been improved to reach levels as high as 95% [95]. The ﬁll factors have
been constantly improved. The dark current in the PPDs have been reduced to levels making
the process of electron-hole pair generation noiseless for integration times around tens of ms.
The read noise has also been dramatically reduced to reach deep sub-electron levels [10, 89, 9].
Hence, CIS technologies have progressed enough now to eventually envisage photon counting.
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9.1 Photon and Electron Count Conditions
For a semiconductor device, an impinging photon with an energy higher than its bandgap may
generate or not a photoelectron. The efﬁciency of the photon absorption and generation of
an electron hole pair is evaluated by the quantum efﬁciency (QE). The QE is measured as the
average number of generated photoelectrons out of an average number of incident photons.
In other words, it is measured by performing multiple shots in stationary conditions in order
not to compromise the measured value by the shot noise ubiquitous with photons incidence.
The photoelectron generation is, hence, a stochastic process governed by a the binomial law
and involves the quantum efﬁciency of the detection device [95]. The probability of generating
k photoelectrons out of n incident photons is given by
p(k,n)= n!
k !(n−k)! ·QE
k · (1−QE)n−k . (9.1)
Hence, the probability of generating n photoelectrons out of n incident photons is given by
QEn . Consequently, the quantum efﬁciency is a very critical parameter for incident photons
counting since p(n,n) decreases exponentially with n for a QE exclusively smaller than 1.
Counting the photoelectrons corresponds to a quantization of the signal generated by these
electrons. In the case of CIS, the signal corresponds to the voltage drop at the level of the sense
node after transferring the photoelectrons from the PPD. Quantizing the voltage level with a
step equal to the conversion gain of the CIS readout chain allows counting the photons ideally.
But this conversion gain step has to be higher enough than the read noise standard deviation
in order to perform accurate quantization and photoelectrons counting.
The probability of performing a true photoelectron count and single photoelectron detection
can be calculated by assuming a Gaussian distribution of noise, centered at each quantized
step, and using the error function [95]. Fig. 9.1 shows the calculated probability of a true
photo-electron count and a single photo-electron detection as a function of the input-referred
readout chain noise. It shows that a 90% accuracy requires a read noise below 0.4 e−rms for single
photo-electron detection and 0.3 e−rms for photo-electron count. Recently reported works are
today closer than ever to these limits [9, 89, 90]. Here after, the possibility of performing
sub-0.3 e−rms by taking advantage of the technology downscaling is discussed.
9.2 Impact of Technology Downscaling on the Read Noise
9.2.1 1/ f and Thermal Noise
Since their ﬁrst development, CIS pixels have always been designed with thick oxide transistors
compatible with high voltages (3.3V). The device parameters of thick oxide transistors do
not follow the scaling rules as the thin oxide transistors. The performance improvement of
technology downscaling on these devices is rather limited. Moreover, it appears that the oxide
trap density of thick oxide transistors tends to increase with the technology downscaling as
shown in Fig. 9.2(b).
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Figure 9.1: Probability of a true photo-electron count and single photo-electron detection as a
function of the input-referred readout noise [95].
Table 9.1: Imapct of the technology downcaling on the parameters of the input-referred 1/ f
noise in (4.28).
Parameter Scaling factor
W 1κ
L 1κ
Cox κ
CP
1
κ
Ce ·W 1κ
It has been demonstrated, earlier in this work, that a thin oxide SF can be used together with a
conventional PPD for a low noise performance. Thin oxide transistors on the other hand take
full advantage of the technology downscaling. Thus, it is interesting to investigate the impact
of the technology downscaling on the input-referred noise. The starting point for analyzing the
impact of the technology downscaling on the input-referred noise of a readout chain based on
a thin oxide SF is (4.28) and (4.24). The conclusions can be made based on how the technology
downscaling affects the different process and device parameters. Table 9.1 shows the scaling
factor corresponding to the relevant device parameters [97]. The technology downscaling
allows a higher oxide capacitance per unit area, a lower gate width and lower overlap and par-
asitic capacitances. Hence, the input-referred 1/ f noise variance is supposed to decrease with
κ2 assuming that the oxide trap density Nt remains constant with the technology downscaling.
The thermal noise is expected to decrease with κ2 as well and hence would remain negligible.
The ITRS roadmaps expect the oxide trap density to decrease with the technology downscale
[80]. Fig. 9.2(a) shows the Nt values, for thin oxide transistors, reported in design kits of three
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Figure 9.2: The evolution of the oxide trap density Nt, as a function of the technology node,
for thin oxide transistors (a) and thick oxide transistors (b), based on measurement results
reported in design kits from different foundries.
foundries for different technology nodes. It shows that the oxide trap density follows the ITRS
roadmap when downscaling from 180nm to 130nm. For more advanced technologies, the
oxide trap density stops decreasing but does not show any dramatic increase compared to
180nm processes. Indeed Nt remains generally in the 1016 to 1017 cm−3eV−1 range.
The measurement results presented earlier [9, 66] explore indirectly the impact of the tech-
nology downscaling on the noise reduction. A pixel with a thin oxide SF transistor has been
compared to a thick oxide SF based one. For the 180nm process in which these chips were
fabricated, the thick oxide transistor features an oxide capacitance per unit area of 4.5 fF/μm2
compared to 9.55 fF/μm2 for the thin oxide transistor. In addition the minimum width set by
the design rules is about 0.4μm for the thick oxide compared to 0.22μm for the thin oxide
transistor. Consequently, using a thin oxide source follower transistor instead of a thick oxide
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Figure 9.3: The expected evolution, with technology downscale, of the input-referred 1/ f
noise of CIS designed with standard CMOS process with thin oxide in-pixel SF.
has the same effect than a technology downscale with a scaling factor of 2. Based on this
observation the input-referred noise is expected to decrease with a factor of 2 which matches
the measurement results shown in Fig. 6.9.
Fig. 9.3 shows how the input-referred noise is expected to decrease by only taking advantage
of the technology downscale based on (4.28) and the assumption of a constant oxide trap den-
sity for deep sub-micron technologies. The starting point corresponds to the input-referred
noise measured for the readout chain using a thin oxide SF in a 180nm CMOS process [9].
It appears that sub-0.3 e−rms noise can be reached with a 130nm process and sub-0.2 e−rms for
a 90nm CIS process. Fig. 9.3 also shows the expected input-referred 1/ f and read noise in
case the technology downscaling is combined with process reﬁnements reducing the sense
node capacitance CP. The noise levels for each technology node are obtained using (5.4) and
the scaling rules. The starting point corresponds to noise expected when combining the thin
oxide PMOS SF with a CP of 0.25 fF as shown in Fig. 5.10.
9.2.2 Leakage Current Shot Noise
Besides the read noise originating from the 1/ f and thermal noise, the gate leakage current
shot noise has been up to now neglected due to the extremely low levels of the leakage currents
achieved in the used technology. It is important to investigate the evolution of this noise
when using more advanced technologies. Indeed, the gate leakage current increases by several
orders of magnitude when downscaling from 180nm to 65nm technologies [97]. Based on
(4.45), the shot noise associated to the gate leakage current is hence expected to increase
signiﬁcantly. In order to evaluate its impact, simulations have been performed with transistors
141
Chapter 9. Downscaling Effects Towards Photon Counting Capability in CIS
having a minimum gate width and length from technologies between 180nm and 65nm. The
corresponding leakage current shot noise RMS is given by the square root of the total number
of electrons crossing the gate in a time interval of 10μs (enough to read two samples). The
results are plotted in Fig. 9.3. Fig. 9.3 also shows how the input-referred noise is expected to
decrease by only taking advantage of the technology downscale based on (5.4) and below the
assumption of constant oxide trap density for deep sub-micron technologies. The starting
point corresponds to the input-referred noise obtained using a thin oxide SF in a 180nm
CMOS process [9]. It can be noticed that the 0.3 e−rms limit can be crossed if a CIS process is
developed with a technology node under 130nm and a thin oxide transistor is used as a SF.
But for technologies under 90nm, the gate leakage current appears to be a severe problem
starting to dominate the total noise. Hence, the optimal technology node is between 130nm
and 90nm unless process improvements are applied to reduce the gate leakage current or the
CDS sampling period is reduced.
9.2.3 Random Telegraph Signal
The reduction of the source follower gate size might increase the probability of RTS noise
occurrence [98]. But the amplitude of the RTS noise is inversely proportional to the gate area
[99], thus, it would be also reduced by using a minimum source follower gate width. RTS noise
may also be a concern with the technology downscaling. In sate-of-the-art low-noise CMOS
image sensors, it may result in a dramatically high input referred-noise values of about several
e−rms, but it is only present in aminority of pixels (the tail of the noise histogram). Therefore RTS
noise was not accounted for in this work including in the extrapolation towards downscaled
technologies because we limited the latter to 65 nm where leakage is much more an issue. A
further investigation of input referred noise for such 4T pixels in deep submicron technology
would deﬁnitely require to account for RTS noise. Unfortunately, RTS noise is not modeled
in the most common simulators and its occurrence not only depends on the size of the MOS
transistors gates but also on the process quality of the foundry since it is directly related to the
density of traps in the oxide which are the result of impurities and process defects in that area.
9.3 Summary
The capability of performing photo-electron counting, with an accuracy higher than 90%,
using conventional CIS readout chains requires a total read noise level below 0.3 e−rms. This
read noise is mainly composed of the 1/ f noise originating from the in-pixel SF, the thermal
noise originating from the pixel and column level saturated transistors, and the shot noise
associated to the leakage current at the level of the sense node. The latter is negligible in the
technology nodes used currently (above 100nm).
Based on measurement results reported in recent works, the analytical expressions of the
input-referred noise and the downscaling rules, the input-referred read noise for advanced
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technology nodes is extrapolated. The analysis shows that read noise close to 0.2 e−rms could
be achieved for 90nm and 65nm nodes by implementing standard thin oxide source followers
and further reducing the thermal noise with bandwidth reduction or CMS. Further reduction
is possible with process reﬁnements reducing the sense node capacitance. Such noise levels
would allow accurate photoelectron counting.
The ﬁrst concern with the technology downscaling are the dramatic increase of the source
follower gate leakage current for thin oxide transistors which rises the leakage current shot
noise to levels above the 1/ f and thermal noise for an optimized readout chain. The second
concern is the possible increase of the number of pixels featuring RTS noise.
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10 An Ultra Low Noise CMOS THz Im-
ager
10.1 Introduction
The demand for terahertz (THz) detectors with the capability of delivering real-time imaging
increases for an ever broader range of applications such as security [100], non destructive
testing [101], medical imaging [102], pharmaceutical applications [103], soil inspection [104]
and food inspection [105]. THz electronic detectors are commonly classiﬁed into coherent
and incoherent detectors. Coherent detectors, also referred to as indirect or heterodyne, are
sensitive to the phase and amplitude of the THz radiation. These detectors use a nonlinear
device as a mixer to down-convert the THz radiation signal to a lower frequency by means of a
local oscillator and sub-harmonic circuit operation [106]. Incoherent detectors, also referred
to as direct detectors, are only sensitive to the intensity of the THz radiation but not the phase
and hence do not require any local oscillator. Incoherent detectors give less information
about the THz radiation but are better suited for building focal plane arrays. Among the THz
incoherent detectors such as bolometers [107] or Schottky barrier diodes [108], detectors
based on ﬁeld effect transistors (FET)[109, 110, 111] emerge as a key choice for cost-efﬁciency,
low power and on-chip integration.
THz imaging using CMOS FET-based detectors has been mainly performed using a single
detector and mechanical scanning of the object [111, 112]. External lock-in ampliﬁers have
been used with modulated THz sources in order to enhance the sensitivity. The ﬁrst THz
CMOS camera featuring a focal plane array of 1 kpixels and operating at video frame rates
has been presented in [110]. The purpose of this work is to present the ﬁrst THz camera
including narrow band ﬁltering to enhance the sensitivity without having to use external
lock-in ampliﬁers.
This chapter explores a way to signiﬁcantly increase the sensitivity of CMOS FET-based THz
focal plane arrays by reducing the noise generated by the FET detector and the readout chain.
The possibility of easily modulating the THz source above the ﬂicker noise corner frequency of
the FET detector and the large pixel pitch, compliant with the THz radiation wavelengths, are
exploited by in-pixel integration of highly selective ﬁltering. The band-pass ﬁlter required for
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Figure 10.1: THz rectiﬁcation with MOSFETs.
this application must achieve a high Q factor for maximum noise reduction, a tunable central
frequency and an easy integration with a low layout footprint. Among the CMOS integrated
ﬁlters, switched-capacitor (SC) N-path ﬁlters seem to be the best candidate to meet these
conditions [113].
A 31×31 pixels CMOS THz imager operating up to 100 fps is presented. In addition to the
antenna and the FET detector, each pixel of the focal plane array integrates an adjustable gain
ampliﬁcation stage in order to adapt the imager to the different THz sources and a tunable
high-Q ﬁlter made of a combination between a passive SC N-path ﬁlter and a broad-band
continuous-time (CT) Gm-C ﬁlter. The proposed N-path ﬁlter is exclusively designed with
passive SC network and reaches a Q factor of 100 set by capacitors ratio. This chapter presents
a detailed analysis of the readout circuit and particularly the narrow band ﬁlter. The analytical
results are compared to simulation and measurement results complementing those already
presented in [114].
This chapter is organized as follows: Section10.2 reviews the theory of THz detection with
MOSFETs. Section10.3 presents the noise reduction mechanism implemented in this work.
In Section10.4, the overall architecture is introduced and the design of the building blocks
are described. Section10.5 presents an analytical analysis of the proposed ﬁlter, it shows
that the Q factor is simply given by capacitors ratio and describes how the N-path ﬁlter is
optimized with a broad-band Gm-C ﬁlter. Section10.6 presents the layout implementation
of the proposed circuit. In Section10.7 baseband measurement results to characterize the
readout chain are presented together with THz test and measurements demonstrating the
operation of the proposed imaging technique.
10.2 Operation of CMOS THz imagers
The mechanism of THz detection using MOSFETs is described by two basic theories. The
plasma wave theory and the distributed resistive self mixing. In the early nineties, Dyakonov
and Shur described the channel in an idealistic ballistic FET as an electron gas that exhibits a
hydrodynamic behavior similar to shallow water [115, 116]. The partial differential equation
(PDE) derived from the combination of Euler equation of hydrodynamic movement, the conti-
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nuity equation and the dependence of the carrier sheet density on the local gate voltage, led
them to the description of the propagation of the plasma wave, excited by a THz radiation,
in the channel. Classic resistive self mixing is well known in RF applications for excitations
below the cutoff frequency of the transistor described by a quasi-static (QS) model. It occurs
when both the drain and the gate are coupled to the same radiation. The square-law depen-
dence achieved by this self-mixing results in a DC component proportional to the square of
the excitation. Under THz excitation, the non-quasi-static behaviour has to be considered.
Distributed resistive self mixing extends the classic resistive self mixing theory [117, 118]. It
consists in the division of the channel into small RC segments. Each segment is considered as
a QS mixer. Plasma wave theory (in the case of non resonant states) and distributed resistive
self mixing conduct to equivalent PDEs [109].
A practical conclusion of the theoretical approaches and test results is that a FET biased by
a constant gate-to-source voltage and excited by a THz signal between its source and gate
is expected to exhibit a DC drain to source voltage that depends on the frequency and the
amplitude of the THz radiation. When the THz radiation is modulated below the transition
frequency of the transistor (about 80GHz for the 130nm process used in this work), the DC
signal is shifted to the modulation frequency as depicted by Fig. 10.1.
10.3 Noise reduction mechanism
The 1/ f and thermal noise originating from the front-end MOSFET detector limit the signal-
to-noise ratio (SNR). The 1/ f noise can be avoided by shifting the signal above the ﬂicker noise
corner frequency and thermal noise can be reduced by limiting the bandwidth. The case of
THz imaging offers the possibility of controlling the source that lights the scene. Thus, in order
to minimise the 1/ f noise, the THz source is modulated at a frequency fmod higher than the
front-end ﬂicker noise corner frequency. A ﬁlter centered at the modulation frequency is then
applied to the signal at the output of the MOSFET detector rejecting the 1/ f noise as depicted
by Fig. 10.2. This mechanism acts as chopper stabilization [35]. Based on simulation results of
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the front-end MOSFET, the ﬂicker noise corner frequency is about 10 kHz. Hence a modulation
at 100 kHz is enough to cancel the 1/ f noise. The thermal noise variance is proportional to
the in-pixel ﬁltering bandwidth. Hence, narrow band ﬁltering is highly required. But the ﬁlter
center frequency must match with the modulation frequency. In order to meet this condition,
the modulation phase Φmod is generated on chip in order to synchronise the ﬁlter with the
modulation.
The modulation of the THz source can be performed mechanically using choppers or elec-
trically using on-off modulation. It has been shown experimentally that the modulation
increases the sensitivity of MOSFET based THz detectors even without implementing any
band pass ﬁlter after the front-end MOSFET [110, 112]. Moreover, high integration times of
a few milliseconds can be reached while achieving high frame rates even with focal plane
arrays thousands times larger than the state-of-the-art. Thus very high selective ﬁltering can
be implemented without being limited by the ﬁlter’s rise time. The in-pixel readout chain
design based on this noise reduction mechanism is detailed in the following Section.
10.4 Architecture of the low noise CMOS THz imager
10.4.1 Overall architecture
The presented THz camera is an array of 31×31 pixels. The overall block diagram of the imager
as well as the pixel are shown in Fig. 10.3. Row and column shift registers are used to address
simultaneously the pixels of the array. Each pixel comprises an antenna coupled to a MOSFET
detector, a low noise adjustable-gain ampliﬁer and a high-Q ﬁlter. As discussed in Section 10.3,
the pixel includes a digital block that controls the ﬁlter and generates the modulation signal
Φmod. In this way, the modulation frequency of the THz source is locked with the center
frequency of the ﬁlter.
10.4.2 In-pixel antenna and rectiﬁer
Bow tie antennas have been chosen in this design for their broad band characteristics. In
addition, these antennas are relatively easy to integrate in the back-end metal of standard
CMOS process compared for instance to slot antennas. Log periodic and spiral periodic
antennas known for their ultra-broadband characteristics are not easy to integrate under
the restrictions and layout design rules. Fig. 10.4 shows a layout view of the in-pixel antenna
coupled to the NMOS used as a detector. The dimensions of the bow tie antenna have been
chosen based on the measurements performed previously in [111, 119] in order to optimize
the gain and the impedance matching with the NMOS detector. The radius of the antenna is
64μm with an angle of 23π. The two terminals of the antenna are connected respectively to
the gate and source of an NMOS transistor used as a FET detector. The two terminals of the
antenna are also used to bias the NMOS by applying a gate-to-source voltage. A protection PN
junction diode is connected to the antenna in parallel to the NMOS.
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Figure 10.3: Overall block diagram of the CMOS THz imager.
10.4.3 In-pixel ampliﬁcation
The baseband voltage generated at the drain node of the MOSFET detector is weak. In fact
the responsivity is of the order of a few hundreds of V/W. Standard electrical THz sources
deliver Gaussian THz beams of a few mW in the focal plane, thus, at each pixel, the signal at
the output of the detector is, at best, expected to be in the order of a few hundreds of μV. Such
a weak signal requires a low noise ampliﬁer at the output of the detector. In addition, this
ampliﬁer reduces the load of the detector to allow faster modulation. The ampliﬁcation stage
comprises a low noise closed-loop ampliﬁer cascaded with three variable closed loop gain
stages as shown by Fig. 10.5.
The ﬁrst stage is designed to provide a closed loop gain of 32dB. In order to achieve a low
noise performance, this ampliﬁer relies on a minimum number of transistors. It consists of
a single-ended ampliﬁer made of a cascode common source stage to provide the gain and a
source follower stage for a low output impedance. Since high speed is not required for this
application, PMOS transistors have been used for their lower 1/ f noise. The input MOSFET of
the ampliﬁer has been designed with a large W /L of 1600 in order to achieve a high open-loop
gain with a minimum noise. The current sources have been designed with compact MOS
devices delivering 70μA to the input cascode stage and 11μA to the source follower stage. The
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capacitor Ccutoff of 4 pF limits the bandwidth at the output of the common source stage. It is
realized with a MOS capacitance. A feed-back resistor of several GΩ has been used to supply
the gate bias of the common source stage. As shown in Fig. 10.5, it has been realized with two
back-to-back PMOS diodes.
The next amplifying stages consist in three OTAs delivering, consecutively, a closed-loop gain
of 2, 5 and 10. The gain of each stage can be set to unity using a switched capacitor as shown
in Fig. 10.5. The cascaded ampliﬁers provide a gain that can be varied over a large range in
order to adapt the imager to different THz sources. Each of the three stages of the variable gain
ampliﬁer feature a simulated phase margin of 60◦, a gain margin of 40dB, a gain badwidth of
10MHz and a current consumption of 15μA.
Based on AC noise simulations of the ampliﬁcation stage, the input-referred noise PSD of the
detector and ampliﬁer is about 5nV/

Hz at 100kHz and the 1/ f noise corner frequency is
about 10 kHz.
10.4.4 In-pixel ﬁltering
The aim of this stage is to select the spectral component centered at the modulation frequency
of the THz source. A high-Q ﬁlter is needed to achieve high noise rejection as discussed previ-
ously. In addition, the ﬁlter has to be designed to feature a small layout footprint and a low
mismatch in order to achieve low pixel-to-pixel nonuniformity. It is difﬁcult to match those
conditions using conventional analog techniques. Active SC circuits offer a good alternative,
however they rely on high gain operational ampliﬁers. In addition to signiﬁcant power con-
sumption, such active circuits can suffer from stability and sensitivity problems. Consequently,
the high-Q ﬁltering is implemented using an N-path passive ﬁlter. N-path ﬁlters allow the
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Figure 10.5: Schematic of the in-pixel adjustable gain ampliﬁer.
design of band-pass and band-reject ﬁlters without the use of inductors. The bandwidth of
the N-path ﬁlter is independent of the center frequency which is only determined by a clock
frequency which makes it easily tunable and robust against mismatch and process variations.
The N-path ﬁlter also offers a fundamental advantage, the THz modulation frequency and the
central frequency of the ﬁlter can be generated by the same digital block which make them
synchronized. This condition is not easy to meet with conventional CT ﬁlters.
In this design, a passive N-path ﬁlter, exclusively designed with switched capacitors, has been
combined with a CT Gm-C ﬁlter. Fig. 10.6 shows the schematic of the N-path and Gm-C ﬁlters.
The SC network of the N-path ﬁlter is made of an input capacitor CR of 40 fF and a network
of 16 identical capacitors CP1...CP16 of 1.3 pF each. The input capacitor CR replaces the input
resistance in a classical passive SC N-path ﬁlter. It samples the signal with a frequency of
16 fmod. The 16 capacitors CP are cycled with the central frequency of the ﬁlter. A digital block
composed of frequency dividers generates the different non-overlapping phases controlling
the switches out of an external clock signal running at 16 fmod. The corner frequency of the
noise at the output of the ampliﬁcation stage is about 10kHz, hence, modulation frequencies
around few hundreds of kHz are enough to ﬁlter out the 1/ f noise. Consequently, the N-path
ﬁlter is operated with low frequencies which makes the design of the digital control block and
the SC network free of the constraints related to the high frequency operation like the switches
non-ideality and the phase noise. As will be discussed in the next Section, a CT Gm-C ﬁlter is
cascaded with the N-path ﬁlter for noise optimization. The transconductors are implemented
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Figure 10.6: Schematic of the in-pixel high-Q ﬁlter.
using degenerated operational transconductance ampliﬁers (OTAs) for good linearity [120].
10.5 Analysis of the high-Q ﬁlter
10.5.1 Passive SC N-path ﬁlter
Exhaustive analysis of N-path ﬁlters based on switched passive RC networks have been pre-
sented in [121, 122, 113]. Here, we aim to derive the transfer function of the passive SC network
in an intuitive way and give a simple expression of the transfer function. N-path ﬁlters are gen-
erally analyzed as linear periodically time-variant systems. The N-path ﬁlter design presented
in this chapter is a discrete-time (DT) system used to process a CT signal. Fig. 10.7 presents the
in-pixel readout chain as a signal processing block diagram. The input signal is bandlimited
by the ampliﬁcation stage that acts as an anti-aliasing ﬁlter. The CT signal is converted to a DT
signal at the input of the N-path ﬁlter, processed in DT and then reconstructed at the output
using the band pass Gm-C ﬁlter.
The DT N-path ﬁlter is analyzed using the Z transform. Fig. 10.8 shows a simpliﬁed schematic
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of the passive SC N-path ﬁlter. We assume that the on resistance of the switches is low enough
for a complete settling of the signal during the sampling period TS. The ﬁlter is made of an in-
put capacitor CR and N identical capacitors CP. The input CT signal is sampled and held in CR
with a sampling period TS which is set to be equal to
1
N · fmod in order to match the ﬁlter’s central
frequency with the modulation frequency fmod of the THz source. The capacitorsCP1...CPN , of
the N paths, are cycled with a period of N ·TS. At the end of the sampling period (n−1)TS the
input capacitor CR holds the voltage Vin((n−1)TS). During the next switching period, one of
the capacitors CP1...CPN is connected to the output. It holds the voltage Vout((n−N )Ts) from
the previous cycling period ((n−N )Ts). Both capacitors are connected to the output node.
Thus, they share their charges resulting in an output voltage given by
Vout(nTs)= CRVin((n−1)TS)+CPVout((n−N )TS)
CR+CP
, (10.1)
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Figure 10.9: Simulated transfer function of the N-path ﬁlter from Fig. 10.8 with SpectreRF©
compared to the calculated transfer function from (10.12) for N = 16 and fmod = 125kHz. a)
shows both transfer functions, in the Log frequency scale with r = CPCR = 100, and the impact of
the sinc lobes. b) shows a zoom in a linear scale for r = CPCR set to 1, 10 and 100.
where CP =CP1 = ...=CPN . Consequently, the linear constant-coefﬁcient difference (LCCD)
equation of the N-path ﬁlter is given by
Vout(n)= CR
CR+CP
Vin(n−1)+ CP
CR+CP
Vout(n−N ). (10.2)
This equation leads to the expression of the Z transform of the transfer function of the ﬁlter
HN (z)= Vout(z)
Vin(z)
=
CR
CR+CP z
−1
1− CPCR+CP z−N
. (10.3)
The equivalent transfer function of the DT N-path ﬁlter in Fourier domain is obtained by
substituting e
− j2π fN fmod for z since the unity circle is included in the region of convergence of
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H(z) given by |z| >
(
CP
CR+CP
) 1
N
.
HN ( f )= Vout( f )
Vin( f )
=
CR
CR+CP e
− j2π fN fmod
1− CPCR+CP e
− j2π ffmod
. (10.4)
Thus,
|HN ( f )|2 =
(
CR
CR+CP
)2
1+
(
CP
CR+CP
)2−2( CPCR+CP
)
cos(2π ffmod )
. (10.5)
Equation (10.5) suggests that the frequency response of the passive SC ﬁlter presented in
Fig. 10.8 is a periodic bandpass ﬁlter centered at frequencies k fmod for k < N2 . The 3dB
bandwidth Δ f3dB can be expressed as (2( f3dB− fmod)) with |H ( f3dB)|2 = 12 . The Q factor is then
expressed as
Q = fmod
Δ f3dB
, (10.6)
and the expression of f3dB can be derived as
cos
(
2π
f3dB
fmod
)
= 1− 1
2
(
CR
CP
)2 1
1+ CRCP
. (10.7)
In order to simplify (10.7), we consider the case of a high-Q factor for which
f3dB− fmod =
1
2
Δ f3dB  fmod. (10.8)
In this case
cos
(
2π
f3dB
fmod
)
 1− 1
2
(
π
Δ f3dB
fmod
)2
. (10.9)
The expression of the Q factor is obtained by combining (10.7) and (10.9) resulting in
Q =πCP
CR
√
1+ CR
CP
. (10.10)
In the case of a high Q factor, CPCR must be higher enough than 1. In this case (10.10) simpliﬁes
to
Q πCP
CR
. (10.11)
We conclude that the passive SC N-path ﬁlter depicted in Fig. 10.8 has a periodic frequency
response corresponding to a periodic bandpass ﬁlter centered at frequencies k fmod for k lower
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than N2 and the quality factor of this ﬁlter depends only on the ratio
CP
CR
. Based on the signal
processing block diagram of Fig. 10.7, the power spectral density (PSD) of the signal at the
output of the N-path ﬁlter can be expressed as
Sout( f )= sinc2(πN · fmod) · |HN ( f )|2 ·
+∞∑
n=−∞
Sin( f −n ·N · fmod), (10.12)
where Sin and Sout refer respectively to the PSD at the input and output of the SC N-path
ﬁlter. Note that for the noise PSD, (10.12) only applies for the noise coming from the previous
stages and does not include the noise generated by the ﬁlter itself. In order to validate the
derivation of the transfer function at the output of the N-path ﬁlter, the passive SC network
shown in Fig. 10.8 has been simulated using SpectreRF©. Figure 10.9 shows the simulated
transfer function magnitude compared to the calculation resulting from (10.12) for N = 16
and fmod = 125kHz. Figure 10.9(a) shows the frequency response for CPCR = 100 in the log
frequency scale and demonstrates the good matching between the simulation results and
(10.12). Figure 10.9(b) shows the frequency response of the passive SC N-path ﬁlter for CPCR set
to 1, 10 and 100. The latter ﬁgure shows the frequency response in a linear scale with a zoom
into the central frequency of the ﬁlter which validates (10.10) suggesting that the Q factor only
depends on the ratio CPCR .
10.5.2 Optimization with a Gm-C ﬁlter
As mentioned in the previous section, the passive SC N-path ﬁlter has a periodic frequency
response. The baseband spectral component and low frequency noise are therefore not
rejected as depicted in Fig. 10.7. Thus for an optimized ﬁltering, an additional wide band CT
bandpass ﬁlter with a lower Q factor has to be applied to the output signal in order to ﬁlter
out the out-of-band spurious signals and noise. As illustrated in Fig. 10.7, the second ﬁlter
selects the spectral component centered at fmod and ﬁlters out the 1/ f noise. A Q factor of 1 is
enough for the second CT Gm-C ﬁlter which is implemented as shown in Fig. 10.6. The square
magnitude of the frequency response of this ﬁlter is given by
|HGm−C( f )|2 =
1
1+Q2
(
f
f0
− f0f
)2 , (10.13)
where the quality factor Q is given by
Q =
√
gm1
C1
· C2
gm2
. (10.14)
In this design, gm1 = gm2 = gm and C1 =C2 =C . Thus Q = 1. The center frequency f0 of the
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Figure 10.10: Chip micrograph with a zoom on the pixel layout.
Gm-C ﬁlter is given by
f0 = 1
2π
√
gm1 · gm2
C1 ·C2
= 1
2π
gm
C
. (10.15)
The latter is set to be equal to the modulation frequency fmod. It is tuned using the bias voltage
of the transconductors that determines the value of gm [120].
10.6 Circuit implementation
The test chip is fabricated in a standard 130nm P5M CMOS process. The 31×31 pixels array
with the row and column circuitry occupy an area of 8mm×8mm with a pixel pitch of 240μm.
Both analog and digital parts of the readout chain are powered with a 1.2V supply. Fig. 10.10
shows the chip micrograph with a zoom onto the layout of the pixel. Note that 40% of the pixel
area is dedicated to the bow tie antenna integrated using four metal layers. The rest contains
the adjustable gain ampliﬁer, the N-path and Gm-C ﬁlters, a buffer stage as well as the digital
block generating the different phases controlling the switches of the SC N-path ﬁlter. Among
the readout chain, the N-path ﬁlter has the largest layout footprint due to its 16 capacitors of
1.3pF each integrated using MOS capacitors.
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Figure 10.11: Image of the tested chip with PCB test board.
10.7 Test and Characterization
The chip test follows two steps: ﬁrst, a baseband characterization of the readout circuit is
performed in order to measure the voltage gain and validate the theoretical analysis and
simulation results of the ﬁlter. The readout chain total RMS noise voltage Vn,RMS is then
measured. The second step consists in demonstrating the operation of the whole readout
mechanism with different THz sources.
10.7.1 Baseband characterization
The ﬁrst pixel of the matrix contains an analog input directly after the THz antenna and
FET detector. This input has been used to characterize the readout circuit. The frequency
response of the readout chain is obtained by applying a frequency sweep of an input sine
wave. Fig. 10.12(a) shows the transfer function magnitude normalized to the peak gain of the
ﬁlter when it is centered at 156 kHz in a log frequency scale. It shows the measured frequency
responses of the ﬁlterwhen theN-path ﬁlter is activated andbypassed. The frequency response
when the N-path ﬁlter is bypassed is compared to the calculated transfer function obtained
from (10.13) and given by
|H( f )|2 = |HGm−C( f )|
2
1+ ( ffc )2
, (10.16)
where fc is the cutoff frequency of the output buffer. Fig. 10.12(b) and Fig. 10.12(c) show, in a
linear frequency scale, the frequency response normalized to the peak gain when the N-path
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Figure 10.12: Characterization of the in-pixel baseband circuit with a measured readout
chain gain of 58dB. a) The transfer function (log frequency scale) when the N-path ﬁlter is
bypassed, compared to the analytical calculation, and with the N-path ﬁlter activated. b)
The measured transfer function (linear frequency scale) when both ﬁlters are activated and
centered at 312kHz compared to the analytical calculation. c) Measured transfer function
(linear frequency scale) when both ﬁlters are activated and centered at 156 kHz. d)The output
noise PSD obtained when both ﬁlters are activated and when the N-path ﬁlter is bypassed
with a zoom onto the center frequency of the N-path ﬁlter.
ﬁlter is activated and centered at 312 kHz and 156kHz respectively. The frequency response
when the N-path ﬁlter is centered at 312 kHz is compared to the calculated transfer function
obtained from (10.12) and (10.13) given by
|H( f )|2 = sinc
2(πN · fmod) · |HN ( f )|2 · |HGm−C( f )|2
1+ ( ffc )2
, (10.17)
for N = 16 and CPCR = 100/π. Fig. 10.12(a) and Fig. 10.12(c) demonstrate the extremely high
selectivity of the ﬁlter having a Q factor of 100. It also shows the excellent match between the
theoretical model presented in Section10.5 and the measurement results. Note that a loss of
8% has been measured when the N-path ﬁlter is activated due to the passive implementation
of the SC N-path ﬁlter.
Fig. 10.12(d) shows the broadband noise power spectral density (PSD) measured with a spec-
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Figure 10.13: Experimental setup used with a) the 2.5THz laser gas source and b) with the
multiplying chain sources in the range [200:600]GHz.
trum analyzer at the output of the readout chain when the N-path ﬁlter is activated and
bypassed. The broadband noise PSD is clearly shaped by the frequency response of the Gm-C
ﬁlter when the N-path ﬁlter is bypassed. For this measurement, the N-path ﬁlter has been
centered at 156 kHz. Fig. 10.12(d) shows that when the N-path ﬁlter is activated, the noise PSD
is reduced by 20dB out of the narrow SC N-path ﬁlter band. The output RMS noise voltage
has been calculated by integrating the measured PSDs over the frequency range [0:500 kHz]
(the bandwidth of the output buffer) resulting in 0.2mV when the N-path ﬁlter is activated
and 1.9mV when bypassed. These measurement have been performed with a measured
readout chain gain of 58dB (including the loss of the N-path ﬁlter). The corresponding total
input-referred noise is as low as 0.2μV. The simulation results of the ampliﬁcation stage show
that the input referred noise PSD of the detector and ampliﬁcation stages is about 5nV/

Hz
at 100 kHz and the 1/ f noise corner frequency is about 10 kHz. The simulations also showed
that 74% of the input-referred readout chain noise originates from the MOSFET front-end and
20% from the ampliﬁcation stage. Thus the ﬂicker noise is expected to be canceled which is a
big advantage of the proposed technique. Assuming a ﬁlter Q of about 100, the bandwidth is
about 1.56 kHz for a center frequency of 156 kHz resulting in a thermal noise voltage of 197nV.
The measurement results show that the input referred noise is 248nV which is close enough to
the rough estimation that does not include the additional noise due to the off chip buffers and
measurement setup.
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Figure 10.14: THz characterization of the sensor : a) The amplitude of the output voltage,
normalized to its maximum, over the gate bias for a THz radiations at 200GHz and 2.5THz. b)
The measured responsivities for frequencies between 200GHz and 600GHz.
10.7.2 THz characterization
A characterization of the presented THz imager has been performed with different active
sources in order to validate the readout scheme depicted in Fig. 10.2 and measure the respon-
sivity of the imager with a modulated THz radiation. The imager responsivity is measured as
the ratio between the total output voltage of all the pixels of the imager and the power of the
THz radiation incident to the imager position. It is expressed in V/W as
Rv =
Σ961i=1Vout,i
PTHz
, (10.18)
where Vout,i refers to the voltage amplitude at the output of the i th pixel of the imager and
PTHz refers to the measured THz power incident to the chip area. Note that this measurement
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Figure 10.15: a) Video sequence, obtained at 100 fps, of a copper ruler passing in front of
a 200GHz beam of 2mW measured at the imager position and modulated at 156 kHz. b)
Video sequence, obtained at 100 fps, when translating vertically then horizontally the imager
exposed to a 270GHz source with a rectangular waveguide. The THz source is modulated at
156 kHz and delivers 0.5mW at the sensor position. c) Image of a metallic ring held with tape
obtained with the 2.5THz using the setup of Fig. 10.13, the antenna and FET detector of one
pixel and a lock-in ampliﬁer.
method gives an absolute responsivity taking into account the ﬁll factor and the antenna
directivity.
The sensitivity of the imager is then expressed as a total noise equivalent power NEPtotal in
Watts
NEPtotal =
Vn,RMS
Rv
. (10.19)
The NEPtotal represents the amount of THz power corresponding to an SNR of 1 without
having to take into account any other off-chip considerations. Note that NEPtotal differs
from the NEP . The NEP which is given in pW/

Hz describes better the noise performance
of pixels only comprising a detector and low-noise ampliﬁer and for which the bandwidth
control is performed off-chip by means of a lock-in ampliﬁer for instance [112]. In this work
the selective ﬁltering is performed in-pixel. The global performance in this case is given in
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Table 10.1: Overview of the presented THz imager performance compared to recently reported
CMOS THz imagers.
This work Ref. [110] Ref. [112]
Process 130nm CMOS 65nm CMOS 130nm CMOS
Array 31×31 pixel 32×32 pixel 8× 8pixel
Pixel Pitch 240μm×240μm 80μm×80μm 83μm×83μm
Power Consumption 174μW/pixel 2.5μW/pixel 150μW/pixel
Detection Device Bow tie antenna andMOSFET
rectiﬁer
Ring antenna and
MOSFET rectiﬁer
Patch antenna and
MOSFET rectiﬁer
ResponsivityRv 300 kV/W@270GHz 115 kV/W@860GHz 3.4 kV/W@820GHz
including on-chip gain of 58dB 50dB 13.5dB
Pixel and readout chain de-
sign
Closed loop adjustable gain Open loop gain Open loop gain
High selective ﬁltering Q =
100
NEP 18.7pW/

Hz a 100pW/

Hz 15.5pW/

Hz
NEPtotal 0.6 nW 12nW
aThe NEP measured at the center frequency of the ﬁlter.
NEPtotal as reported in [110]. The NEP value can be obtained from the noise spectral density
at the modulation frequency which is also the center frequency of the ﬁlter.
Two continuous-wave (CW) frequency multiplying chains are used to generate the THz radia-
tion between 200GHz and 600GHz. The experimental setup used with these CW sources is
depicted in Fig. 10.13. The THz sources are modulated electrically (On/Off modulation) using
the modulation phaseΦmod generated by the on-chip digital block in order to be synchronous
with the center frequency of the in-pixel high selective ﬁltering. Two lenses sharing the same
optical axis are positioned between the THz source and the tested imager. A distance close
to the lenses focal length separates the CW THz source and the imager from the correspond-
ing lenses in order to make sure that most of the THz power generated by the CW source is
projected on the tested focal plane array. A powermeter based on a Schottky barrier diode is
then used to measure the total available power at the chip position. The CW 200GHz source
delivers a power of 2mW at the chip position and the one used to generate THz radiations in
the range of [270-600GHz] delivers a power of 1mW at 270GHz and 0.5mW at 600GHz.
A gas laser 2.5THz source has also been used in order to characterize the THz imager at the
higher edge of the THz band. Unfortunately, electrical modulation is not possible with such a
source, and the mechanical chopping operates at frequencies below hundreds of Hertz. Thus
the characterization method described previously could’t be applied in this case.
First, the test pixel was used in order to identify the gate bias voltage corresponding to the
maximum responsivity. Fig. 10.14(a) shows the voltage at the output of the MOSFET detector
(between the drain and source), normalized to its maximum value, as a function of the gate
bias voltage (gate-to-source). For THz radiations of 200GHz and 2.5THz, the amplitude of
the output voltage reaches its maximum for a gate bias of 0.25V. This voltage is close to the
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threshold voltage of the MOSFET used in this design.
Fig. 10.14(b) shows the responsivities obtained using (10.18) with the CW multiplying chain
THz sources modulated at 156 kHz with the imager readout chain set to 58dB. It wasn’t possi-
ble to obtain measurements in the full 3 dB bandwidth of the antenna, but this measurement
shows that it is larger than 400GHz and conﬁrms the broadband characteristic of the bow tie
antenna. These measurements were used to calculate NEPtotal based on (10.19). The NEPtotal
values are 0.6nW at 270GHz and 0.8nW at 600GHz.
In order to obtain the NEP value in pW/

Hz, the measured noise PSD at 156 kHz (shown
in the inset of Fig. 10.12(d)) is used to obtain the output noise in V/

Hz, this value is then
divided by Rv in order to calculate the NEP. From the inset of Fig. 10.12(d), showing a zoom
onto the center frequency of the ﬁlter, the measured output noise at the center frequency is
-45dBmV/

Hz corresponding to 5.6μV/

Hz. The resulting NEP value is then 18.7pW/

Hz
at 270GHz. Similarly a NEP of 25.9pW/

Hz is obtained at 600GHz accounting for the same
PSD value and a slightly reduced Rv of 216 kV/W.
Fig. 10.15(a) shows the image of the 200GHz Gaussian beam. It can be noticed that the beam
is not large enough to cover the whole imager. Thus, making good images without mechanical
scanning is still difﬁcult with such levels of THz radiation power. Fig. 10.15(a) also shows
images from a video sequence obtained, at a frame rate of 100 fps, when passing a coper ruler
in front of the imager to reﬂect the THz beam. Fig. 10.15(b) shows images from a video se-
quence, obtained at 100 fps, when translating vertically then horizontally the imager exposed
to a 270GHz source with a rectangular waveguide. The THz source is modulated at 156 kHz
and delivers 0.5mW. The characterization of the imager with the 2.5THz source was not
possible for the reasons mentioned above, thus, only the antenna and FET detector part of one
pixel from the array was used in order to obtain an image by performing a mechanical scan.
Fig. 10.13(a) shows the experimental setup used for this operation. The object is positioned in
the focal point between two spherical mirrors. The THz radiation is then collimated by the
second mirror and focused on the sensor. Fig. 10.15(c) shows the image of a metal ring held
with tape, using the setup described above, by mechanically scanning the object in the focal
plane between the two spherical mirrors. The THz power measured at the sensor position is
10mW. The readout were performed with a lock-in ampliﬁer and a mechanical chopping of
290Hz.
The global performance of the presented THz image sensor is summarized in Table 10.1 and
compared to recently reported THz focal plane arrays. Note that the power consumption of
the presented sensor is higher than other works. This is mainly due to power consumption
of the closed loop ampliﬁers. The power consumption of the digital block controlling the SC
N-path ﬁlter can be reduced by sharing the digital control signals between multiple pixels.
This work presents a relatively higher pixel pitch due to the in-pixel additional circuitry. The
ﬁll factor can be improved in different ways: for example a) the additional ampliﬁcation stages
can be omitted and b) the digital block of the N-path ﬁlter can be moved outside the pixel by
making it shared by a higher number of pixels. A smaller capacitance CR can be used instead
of 40 fF in order to use smaller capacitance CP for the same Q factor. In addition the more
advanced technologies than 130nm have higher MOS capacitance per unit area. Thus, the
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layout footprint of the ﬁlter can be dramatically reduced without degrading the Q factor taking
advantage of CMOS technology down-scaling.
10.8 Summary
This work introduces a noise reduction mechanism for CMOS THz focal plane arrays that
consists in modulating the THz radiation at the source level and performing highly selective
ﬁltering at the pixel level. The noise reduction is achieved by rejecting the low frequency noise
and drastically reducing the bandwidth of the thermal noise. A 31×31 pixels THz imager is
fabricated in a 130nm CMOS standard process has been presented. The imager pixels include
a bow tie antenna, a low noise ampliﬁer and a high-Q ﬁlter. The latter consists in a passive
SC N-path ﬁlter followed by a CT Gm-C ﬁlter. A simpliﬁed analytical calculation of the ﬁlter
transfer function is provided. The test and characterization of the presented chip validates the
theoretical analysis of the ﬁlter. A high Q of 100 has been reached. The input-referred readout
noise has been measured to be as low as 0.2μV RMS and a drastic readout noise reduction has
been demonstrated as expected theoretically. The noise reduction scheme has been validated
by testing the imager with different THz sources in the [200-600]GHz range. A total NEP as
low as 0.6nW at 270GHz has been measured. The results presented with this test chip can
be improved at both sensitivity and power consumption levels. Indeed, the ﬁll factor of the
presented pixel can be improved by omitting the additional gain stages as well as the digital
blocks. The presented readout chain can be used with a more performant antenna with a
better responsivity. The noise reduction of the readout chain relies on the very high Q factor of
the ﬁlter which is directly related to the area of the MOS capacitors. Thus, the design can also
be improved by using a more advanced CMOS process with a higher oxide capacitance density
that would allow the same selectivity for a smaller area in order to increase the ﬁll factor.
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11 Conclusion
The performance of CMOS image sensors under low light conditions is limited by the readout
chain noise. The reduction of this noise to deep sub-electron levels in standard processes is
crucial for introducing CIS in new applications requiring photoelectron counting or single
photoelectron detection capability. With an input-referred readout noise approaching 0.3 e−rms,
CIS would be capable of photoelectron counting.
The read noise in CIS results from the superposition of the random ﬂuctuations generated by
the electronic devices at different levels of the readout chain. These include thermal noise, 1/ f
and RTS noise and leakage current shot noise. The leakage current shot noise is dominated
by the source follower gate tunneling and sense node junction leakage current. This noise is
negligible for state-of-the art CIS processes but could rise signiﬁcantly in advanced processes.
Introducing the gain at the earliest stage of the readout chain is the ﬁrst step to limit the num-
ber of dominating noise sources. The gain can be introduced at the pixel-level by operating the
in-pixel readout transistor in the common source conﬁguration. The second possibility is to
use a source follower stage at the pixel level and implement the gain at the column-level. The
second option is more practical and robust against process spacial variations and reset switch
non-ideality. In addition, the comparison of both conﬁgurations from the noise performance
perspective shows that the common source conﬁguration has a slight advantage over the
source follower conﬁguration in terms of thermal noise.
The implementation of the column-level gain makes the noise contribution of the following
stages like analog buffers, sample-and-holds and ADC negligible and limits the noise analysis
to the ﬁrst two blocks.
The thermal noise can be reduced to deep sub-electron noise levels using the following tech-
niques:
• Controlling the bandwidth of the readout chain at the level of the column-level ampliﬁer.
For an OTA based switch capacitor ampliﬁer, when the closed loop gain is higher than
10, reducing the OTA transconductance, increasing the closed loop gain, or increasing
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the sum of the load and feedback capacitors have all equivalent impact on the thermal
noise reduction.
• The reduction of the excess noise factor of the column-level OTA. This can be achieved
by designing the OTA with a minimum number of noisy transistors. The fully cascoded
common source ampliﬁer is well suited for this application. Indeed, the cascode transis-
tors do not contribute signiﬁcantly to the total noise. In this case the excess noise factor
can be further decreased by designing the load transistor of the common source stage
to have a lower transconductance than the amplifying transistor.
• Increasing the CMS order M . Note that the M and the bandwidth of the column-level
ampliﬁer have both equivalent impacts on the thermal noise reduction: a higher CMS
order requires a higher readout time for a given sampling frequency which is equivalent
to a bandwidth reduction by the same order.
• Using a minimum sized in-pixel source follower and a minimum sense node capaci-
tance.
• Reducing the thermal noise excess factor of the source follower stage by reducing the
transconductance of the load transistor. This can be achieved by designing it to have a
lower aspect ratio than the in-pixel source follower transistor.
By implementing these techniques, the 1/ f noise of the readout chain becomes the dominant
noise source. The ﬁrst 1/ f noise reduction comes from the readout scheme of CIS based on
double sampling. Even with a CDS, the residual 1/ f noise still dominates the readout chain
noise when the thermal noise is reduced to deep sub-electron levels. The residual 1/ f noise
can be reduced using the following techniques:
• Designing all the transistors of the readout chain located outside the pixel to have a gate
area much larger than the in-pixel source follower in order to make their contribution
to the total 1/ f noise negligible. This has a negligible impact on the chip area since all
these transistors are common to the columns and the chip area is dominated by the
pixels array.
• Designing the in-pixel source follower to have an optimal gate width and length. The
optimal values depend on the technological parameters of the foundry and correspond
generally to a minimum gate width allowed by the technology and an gate length slightly
larger.
• Increasing the oxide capacitance per unit area of the in-pixel source follower transistor.
• Reducing the oxide trap density of the in-pixel source follower transistor.
• Reducing the sense node capacitance. this can be performed by minimizing the sense
node junction area, reducing the metal wires coupling capacitance with the sense node
and reducing the overlap between the sense node and the transfer and reset gates.
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• Performing CMS with an order between 2 and 8 for a lower residual 1/ f noise than a
simple CDS.
In this work, a way has been suggested to match all the points related to pixel design regarding
the 1/ f noise reduction in a standard CIS process without any process reﬁnements. It consists
in the selection of a thin oxide PMOS source follower instead of the traditionally used thick
oxideNMOS transistors. Indeed, the foundries offer at least two options for the oxide thickness:
thick oxide transistor for high voltage applications like IOs and thin oxide "digital" transistors.
The thin oxide transistors allow a smaller minimum gate width, have higher oxide capacitance,
and feature generally lower oxide trap density. Hence, selecting a thin oxide PMOS source
follower combines three 1/ f noise reduction techniques.
The implementation of a thin oxide source follower in a high voltage (3.3V) circuit requires a
careful design. A successful circuit implementation has been presented allowing the operation
of the thin oxide transistor with a voltage difference between all its four nodes not exceeding
1.8V without sacriﬁcing the pixel voltage swing. Pixels with 7.5μm pitch and 66% ﬁll factor
using the proposed in-pixel thin oxide source followers have been implemented successfully
on the same test chip, fabricated in a 180nm CIS process, together with pixels with thick
oxide buried channel source follower already optimized at the process level for low noise by
the foundry. Both pixels share the same column level ampliﬁers and CDS. The column-level
ampliﬁer has been designed using the noise reduction techniques mentioned above and
limits the bandwidth optimally for a CDS of 5μs. The measurements have been performed
successfully. The newly proposed pixels feature a mean noise of 0.4 e−rms with a spatial standard
deviation over the pixels of 0.08 e−rms while the low noise pixels proposed by the foundry feature
a mean noise of 0.9 e−rms and a standard deviation of 0.24 e−rms. These measurements have been
obtained on a population of 85 pixels of each type. The measurements also show that the
implementation of the thin oxide transistor does not degrade signiﬁcantly the pixel dynamic
range and allows a voltage swing above 1V at the pixel output.
A second 25mm2 chip embedding a full VGA imager implementing in-pixel thin oxide PMOS
source followers has been fabricated in the same 180nm 4PM CIS process. The proposed
imager features dual column-level gain and column parallel SSAD reaching 80 fps. For this
chip, in addition to the optimal design for low noise, a compact layout with a common n-
well for the PMOS transistors of neighboring pixels and optimized for minimum sense node
parasitic capacitance has been presented. The pixel pitch is 6.5μm with a ﬁll factor of 40%.
The test and characterization of the VGA imager have demonstrated that sub-0.5-electron
noise, in a full VGA APS, can be achieved using a standard CIS process by a proper circuit noise
optimization exploiting all the degrees of freedom left to the designer for minimizing the total
input-referred noise. The measurements resulted in the majority of pixels peaking at 0.48e−rms
and a minority of pixels showing an RTS noise of a few electrons. The input-referred TRN has
been measured without CMS and at a short pixel (line) readout time, for a sub-electron read
noise CIS, of 25μs.
This work has also provided a full characterization of the VGA imager including a PTC curve
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pointing out a conversion gain of 160μV/e−, a full well capacity of 6400 e− in dual gain mode,
a photo response non-uniformity as low as 0.77% and a lag of 0.1%. The characterization
showed that neither the dynamic range, the imager lag nor the PRNU are compromised with
the proposed noise reduction technique. The characterization also shows that the QE of the
PPD is barely impacted by the neighboring PMOS n-wells.
Compared to recently reported CIS based on PPDs and featuring deep subelectron noise
performance [89, 90], this readout chain presented in this work is faster, features a higher
dynamic range and requires no process reﬁnements and no input signal with a voltage higher
than 3.3V.
A new implementation of CMS based on a passive switch capacitor network has been pre-
sented. The proposed circuit topology allows performing a CMS of order 2n using n additional
capacitors and offers the advantages of being faster than classical digital CMS implementa-
tions since it requires a single analog-to-digital conversion, requiring no additional active
circuitry and having no impact on the dynamic range of the readout chain. The newly pro-
posed CMS circuit has been validated by transient noise simulation results conﬁrming that
the thermal noise reduction follows a 1/

M law and that the 1/ f noise reduction reaches a
plateau for CMS orders hier than 4.
The impact of the technology downscale on the read noise of CIS has been discussed based
on the calculated input referred noise formulas and the evolution of the transistors process
and geometrical parameters with the technology downscale. The analysis shows that the
1/ f and thermal noise could be reduced dramatically to sub-0.3 e−rms level with technology
nodes under 90nm. But for such technology nodes, the gate leakage current for thin oxide
transistors increases by several orders of magnitude compared to 180 or 130nm technologies
which might increase signiﬁcantly the leakage current shot noise.
Another example of the readout noise reduction in image sensors circuit has been given in
the ﬁeld of CMOS THz imaging. CMOS THz detectors are based on metal antennas coupled
with MOS transistor rectiﬁers. This front end transistor is the major noise contributor. In this
case of active imaging, the THz source lightning the object can be controlled and offers an
additional degree of freedom for noise reduction. Indeed, the noise reduction mechanism
proposed in this work consists in modulating the THz source and performing in-pixel high
selective ﬁltering. This mechanism acts as chopper stabilized technique. The 1/ f noise is
reduced by shifting the signal above the corner frequency and thermal noise can be reduced
by applying narrow band ﬁltering. The ﬁltering has been implemented at the pixel level. In
this way, the integration time of several ms has been exploited by allowing high rise time of
the order of several ms compatible with very high-Q ﬁltering of 100. A 31×31 pixel focal plane
array, for THz imaging, has been implemented in a 130nm process and tested successfully.
Each of the imager pixels comprise a bow tie antenna, a variable gain low noise ampliﬁcation
chain and a high-Q ﬁlter designed to be centered at modulation frequencies of the order of
a few hundreds of kHz. The high-selective ﬁlter is based on a passive switched capacitor 16
paths ﬁlter optimized for low noise by a Gm-C ﬁlter. The N-path ﬁlter cycling frequency is
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generated on-chip with an external clock and locked to the modulation frequency of the THz
source. In this way the center frequency of the narrow band ﬁltering matches the modulation
frequency.
A simpliﬁed analytical model of the passive SC N-path ﬁlter has been proposed and good
matching between the simulation, calculation and measurements has been shown.
The test and characterization of the THz imager showed that a Q of 100 have been reached
with an input-referred noise of 0.2μV. A drastic noise reduction of the noise PSD by 20dB
when applying the high-selective ﬁltering has been demonstrated as expected theoretically.
Thanks to its ultra low noise performance, this CMOS THz imager features a total NEP as
low as 0.6 nW at 270GHz. The imager has also been tested with different THz sources in the
range of 200 to 600GHz. The performance of this CMOS THz imager can be further improved
through a better antenna design with a higher responsivity and also by taking advantage of
the technology downscale. Indeed, the noise reduction of the readout chain relies on the
very high Q factor of the ﬁlter which is directly related to the area of the MOS capacitors.
Thus, the design can also be improved by using a more advanced CMOS process with a higher
oxide capacitance density that would allow the same selectivity for a smaller area in order to
increase the ﬁll factor. The ﬁll factor of the presented pixel can also be improved by omitting
the additional gain stages as well as the digital blocks included in the pixel.
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A Appendix I
The purpose of this appendix is to prove mathematically that the variance of a signal is
conserved when the latter is sampled and held. This is to prouve in particular that the sample
and hold process performed during the CDS or CMS has no impact on the noise variance.
The signal or noise PSDs before and after the sample and hold process are denoted S′( f ) and
S( f ), respectively. They are related by the following equation
+∞∫
−∞
S′( f )=
+∞∑
n=−∞
+∞∫
−∞
sinc2(π f TS)S( f − n
TS
). (A.1)
The dirac trail represents the Fourier transform of the sampling process and the sinc term
represents the impact of the holding process. It is the Fourier transform of the the rectangular
function taking 1 between 0 and Ts and 0 elsewhere. Ts is the sampling period.
The right term of (A.1) can be developed as
+∞∑
n=−∞
+∞∑
m=−∞
m+1
TS∫
m
TS
sinc2(π f TS)S( f − n
TS
). (A.2)
By changing the variable of integration from f to f + mTS , the latter expression can be written as
+∞∑
n=−∞
+∞∑
m=−∞
1
TS∫
0
sinc2(π( f TS+m))S( f − n−m
TS
). (A.3)
This expression can be rearranged as
1
TS∫
0
+∞∑
m=−∞
+∞∑
n=−∞
sinc2(π( f TS+m))S( f − n−m
TS
)d f . (A.4)
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By extracting the constant term in the second summation, the expression simpliﬁes to
1
TS∫
0
+∞∑
m=−∞
sinc2(π( f TS+m)) ·
+∞∑
n=−∞
S( f − n
TS
)d f . (A.5)
Now, we prove that the term
∑+∞
m=−∞ sinc2(π( f TS+m)) is simply equal to 1. The numerical
evaluation of this sum, shown in Fig. A.1, conﬁrms this hypothesis. Analytically, this sum can
be expressed as
+∞∑
m=−∞
sinc2(π( f TS+m))= sin(πx)
2
π2
+∞∑
m=−∞
1
(x+n)2 , (A.6)
We use the summation (952) in [123]:
+∞∑
m=−∞
1
(n+θ)2+ y2 =
π
y
sinh(2πy)
cosh(2πy)−cos(2πθ) , (A.7)
Hence
+∞∑
m=−∞
sinc2(π( f TS+m))= sin(πx)
2
π2
+∞∑
m=−∞
1
(x+n)2
= sin(πx)
2
π2
· lim
y→∞2π
2 sinh(2πy)
2πy
1
1−cos2πx
= sin(πx)
2
π2
· 2π
2
1−cos2πx
= 1
(A.8)
Consequently
+∞∫
−∞
S′( f )=
1
TS∫
0
+∞∑
n=−∞
S( f − n
TS
)d f
=
+∞∑
n=−∞
1
TS∫
0
S( f − n
TS
)d f
=
+∞∑
n=−∞
n+1
TS∫
n
TS
S( f )d f
=
+∞∫
−∞
S( f )d f
(A.9)
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Figure A.1: Numerical plot of
∑+∞
m=−∞ sinc2(π( f TS+m)) .
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